乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T20:45:18Z","timestamp":1730321118480,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317886","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T14:07:13Z","timestamp":1558620433000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications"],"prefix":"10.1145","author":[{"given":"Trong","family":"Huynh-Bao","sequence":"first","affiliation":[{"name":"IMEC, Kapeldreef, Leuven, Belgium"}]},{"given":"Anabela","family":"Veloso","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef, Leuven, Belgium"}]},{"given":"Sushil","family":"Sakhare","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef, Leuven, Belgium"}]},{"given":"Philippe","family":"Matagne","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef, Leuven, Belgium"}]},{"given":"Julien","family":"Ryckaert","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef, Leuven, Belgium"}]},{"given":"Manu","family":"Perumkunnil","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef, Leuven, Belgium"}]},{"given":"Davide","family":"Crotti","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef, Leuven, Belgium"}]},{"given":"Farrukh","family":"Yasin","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef, Leuven, Belgium"}]},{"given":"Alessio","family":"Spessot","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef, Leuven, Belgium"}]},{"given":"Arnaud","family":"Furnemont","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef, Leuven, Belgium"}]},{"given":"Gouri","family":"Kar","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef, Leuven, Belgium"}]},{"given":"Anda","family":"Mocuta","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef, Leuven, Belgium"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"volume-title":"Power-performance Trade-offs for Lateral NanoSheets on Ultra-Scaled Standard Cells. In 2018 IEEE Symposium on VLSI Technology. IEEE, 143--144","author":"Bardon M. Garcia","key":"e_1_3_2_1_1_1","unstructured":"M. Garcia Bardon , Y. Sherazi , D. Jang , D. Yakimets , P. Schuddinck , R. Baert , H. Mertens , L. Mattii , B. Parvais , A. Mocuta , and D. Verkest . 2018 . Power-performance Trade-offs for Lateral NanoSheets on Ultra-Scaled Standard Cells. In 2018 IEEE Symposium on VLSI Technology. IEEE, 143--144 . M. Garcia Bardon, Y. Sherazi, D. Jang, D. Yakimets, P. Schuddinck, R. Baert, H. Mertens, L. Mattii, B. Parvais, A. Mocuta, and D. Verkest. 2018. Power-performance Trade-offs for Lateral NanoSheets on Ultra-Scaled Standard Cells. In 2018 IEEE Symposium on VLSI Technology. IEEE, 143--144."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870333"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310251"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. SPIE, Luigi Capodieci and Jason P. Cain (Eds.). 978102","author":"Huynh-Bao Trong","year":"2016","unstructured":"Trong Huynh-Bao , Julien Ryckaert , Sushil Sakhare , Abdelkarim Mercha , Diederik Verkest , Aaron Thean , and Piet Wambacq . 2016 . Toward the 5nm technology: layout optimization and performance benchmark for logic\/SRAMs using lateral and vertical GAA FETs . In Proc. SPIE, Luigi Capodieci and Jason P. Cain (Eds.). 978102 . Trong Huynh-Bao, Julien Ryckaert, Sushil Sakhare, Abdelkarim Mercha, Diederik Verkest, Aaron Thean, and Piet Wambacq. 2016. Toward the 5nm technology: layout optimization and performance benchmark for logic\/SRAMs using lateral and vertical GAA FETs. In Proc. SPIE, Luigi Capodieci and Jason P. Cain (Eds.). 978102."},{"volume-title":"2017 IEEE International Conference on IC Design and Technology (ICICDT). IEEE, 1--4.","author":"Huynh-Bao T","key":"e_1_3_2_1_6_1","unstructured":"T Huynh-Bao , S. Sakhare , J. Ryckaert , A. Spessot , D. Verkest , and A. Mocuta . 2017. SRAM designs for 5nm node and beyond: Opportunities and challenges . In 2017 IEEE International Conference on IC Design and Technology (ICICDT). IEEE, 1--4. T Huynh-Bao, S. Sakhare, J. Ryckaert, A. Spessot, D. Verkest, and A. Mocuta. 2017. SRAM designs for 5nm node and beyond: Opportunities and challenges. In 2017 IEEE International Conference on IC Design and Technology (ICICDT). IEEE, 1--4."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2504729"},{"volume-title":"International Electron Devices Meeting (IEDM).","author":"Sakhare S.","key":"e_1_3_2_1_8_1","unstructured":"S. Sakhare , M. Perumkunnil , T. Huynh-Bao , W. Kim , S. Rao , D. Crotti , F. Yasin , S. Couet , J. Swerts , S. Kundu , D. Yakimets , R. Baert , HR. Oh , A. Spessot , A. Mocuta , G. Sankar Kar , and A. Furnemontimets . 2018. Enablement of STT-MRAM as last level cache for the high performance computing domain at the 5nm node . In International Electron Devices Meeting (IEDM). S. Sakhare, M. Perumkunnil, T. Huynh-Bao, W. Kim, S. Rao, D. Crotti, F. Yasin, S. Couet, J. Swerts, S. Kundu, D. Yakimets, R. Baert, HR. Oh, A. Spessot, A. Mocuta, G. Sankar Kar, and A. Furnemontimets. 2018. Enablement of STT-MRAM as last level cache for the high performance computing domain at the 5nm node. In International Electron Devices Meeting (IEDM)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310252"},{"key":"e_1_3_2_1_10_1","first-page":"5","article-title":"Thermal stability analysis and modelling of advanced perpendicular magnetic tunnel junctions","volume":"8","author":"Beek Simon Van","year":"2018","unstructured":"Simon Van Beek , Koen Martens , Philippe Roussel , Yueh Chang Wu , Woojin Kim , Siddharth Rao , Johan Swerts , Davide Crotti , Dimitri Linten , Gouri Sankar Kar , and Guido Groeseneken . 2018 . Thermal stability analysis and modelling of advanced perpendicular magnetic tunnel junctions . AIP Advances 8 , 5 (may 2018), 055909. Simon Van Beek, Koen Martens, Philippe Roussel, Yueh Chang Wu, Woojin Kim, Siddharth Rao, Johan Swerts, Davide Crotti, Dimitri Linten, Gouri Sankar Kar, and Guido Groeseneken. 2018. Thermal stability analysis and modelling of advanced perpendicular magnetic tunnel junctions. AIP Advances 8, 5 (may 2018), 055909.","journal-title":"AIP Advances"},{"volume-title":"Challenges and Opportunities for Vertical Nanowire FETs: Device Design and Fabrication. In International Conference on Solid-Sate Devices and Materials (SSDM). C103","author":"Veloso A.","key":"e_1_3_2_1_11_1","unstructured":"A. Veloso , P. Matagne , T. Huynh-Bao , G. Eneman , R. Loo , K. Wostyn , S. Brus , J. Boemmels , D. Mocuta , and J. Ryckaert . 2018 . Challenges and Opportunities for Vertical Nanowire FETs: Device Design and Fabrication. In International Conference on Solid-Sate Devices and Materials (SSDM). C103 . A. Veloso, P. Matagne, T. Huynh-Bao, G. Eneman, R. Loo, K. Wostyn, S. Brus, J. Boemmels, D. Mocuta, and J. Ryckaert. 2018. Challenges and Opportunities for Vertical Nanowire FETs: Device Design and Fabrication. In International Conference on Solid-Sate Devices and Materials (SSDM). C103."}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,5]],"date-time":"2023-01-05T22:28:15Z","timestamp":1672957695000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317886"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":11,"alternative-id":["10.1145\/3316781.3317886","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317886","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}