{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T12:42:22Z","timestamp":1722948142316},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Research and Development Plan in Key field of Guangdong Province","award":["2018B010109002"]},{"name":"National Key Research & Development Program of China","award":["2018YFB1003301"]},{"name":"the National Natural Science Foundation of China","award":["61832011"]},{"name":"Huawei Innovation Research Program","award":["2017070004"]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317869","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["No Compromises"],"prefix":"10.1145","author":[{"given":"Fan","family":"Yang","sequence":"first","affiliation":[{"name":"Department of Computer Science and Technology, Tsinghua University, Beijing, China, Beijing National Research Center for Information Science and Technology (BNRist)"}]},{"given":"Youyou","family":"Lu","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, Tsinghua University, Beijing, China, Beijing National Research Center for Information Science and Technology (BNRist)"}]},{"given":"Youmin","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, Tsinghua University, Beijing, China, Beijing National Research Center for Information Science and Technology (BNRist)"}]},{"given":"Haiyu","family":"Mao","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, Tsinghua University, Beijing, China, Beijing National Research Center for Information Science and Technology (BNRist)"}]},{"given":"Jiwu","family":"Shu","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, Tsinghua University, Beijing, China, Beijing National Research Center for Information Science and Technology (BNRist)"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2015. 3D XPoint. \"https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology\/\". 2015. 3D XPoint. \"https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology\/\"."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_3_1","unstructured":"B. Gassend etal 2003. Caches and hash trees for efficient memory integrity verification. In HPCA-9. IEEE. B. Gassend et al. 2003. Caches and hash trees for efficient memory integrity verification. In HPCA-9. IEEE."},{"key":"e_1_3_2_1_4_1","volume-title":"Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories. In MICRO.","year":"2018","unstructured":"Gururaj Saileshwar 2018 . Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories. In MICRO. Gururaj Saileshwar et al. 2018. Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories. In MICRO."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"H. Mao etal 2017. Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit\/miss. In DATE. H. Mao et al. 2017. Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit\/miss. In DATE.","DOI":"10.23919\/DATE.2017.7927251"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2538218"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"K\u00fclt\u00fcrsay etal 2013. Evaluating STT-RAM as an energy-efficient main memory alternative. In ISPASS. IEEE. K\u00fclt\u00fcrsay et al. 2013. Evaluating STT-RAM as an energy-efficient main memory alternative. In ISPASS. IEEE.","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_9_1","volume-title":"Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories. In MICRO.","year":"2018","unstructured":"Mao Ye 2018 . Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories. In MICRO. Mao Ye et al. 2018. Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories. In MICRO."},{"key":"e_1_3_2_1_10_1","unstructured":"Pengfei Zuo etal 2018. SecPM: a secure and persistent memory system for non-volatile memory. In HotStorage. USENIX. Pengfei Zuo et al. 2018. SecPM: a secure and persistent memory system for non-volatile memory. In HotStorage. USENIX."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898087"},{"key":"e_1_3_2_1_12_1","volume-title":"ARSENAL: Architecture for Secure Non-Volatile Memories","author":"Swami S.","year":"2018","unstructured":"S. Swami 2018 . ARSENAL: Architecture for Secure Non-Volatile Memories . IEEE Computer Architecture Letters ( 2018). S. Swami et al. 2018. ARSENAL: Architecture for Secure Non-Volatile Memories. IEEE Computer Architecture Letters (2018)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"T. S. Lehman etal 2016. PoisonIvy: Safe speculation for secure memory. In MICRO. IEEE Press. T. S. Lehman et al. 2016. PoisonIvy: Safe speculation for secure memory. In MICRO. IEEE Press.","DOI":"10.1109\/MICRO.2016.7783741"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Y. Lu etal 2014. Loose-Ordering Consistency for persistent memory. In ICCD. Y. Lu et al. 2014. Loose-Ordering Consistency for persistent memory. In ICCD.","DOI":"10.1109\/ICCD.2014.6974684"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Y. Lu etal 2015. Blurred persistence in transactional persistent memory. In MSST. Y. Lu et al. 2015. Blurred persistence in transactional persistent memory. In MSST.","DOI":"10.1109\/MSST.2015.7208274"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_17_1","unstructured":"Sihang Liu etal 2018. Crash Consistency in Encrypted Non-volatile Main Memory Systems. In HPCA. IEEE. Sihang Liu et al. 2018. Crash Consistency in Encrypted Non-volatile Main Memory Systems. In HPCA. IEEE."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062205"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.44"},{"key":"e_1_3_2_1_20_1","volume-title":"Deprecating the pcommit instruction. https:\/\/software.intel.com\/en-us\/blogs\/2016\/09\/12\/deprecate-pcommit-instruction","author":"Rudo A. M.","year":"2016","unstructured":"A. M. Rudo . 2016. Deprecating the pcommit instruction. https:\/\/software.intel.com\/en-us\/blogs\/2016\/09\/12\/deprecate-pcommit-instruction . 2016 . A. M. Rudo. 2016. Deprecating the pcommit instruction. https:\/\/software.intel.com\/en-us\/blogs\/2016\/09\/12\/deprecate-pcommit-instruction. 2016."},{"key":"e_1_3_2_1_21_1","unstructured":"G. Edward Suh etal 2003. Efficient memory integrity verification and encryption for secure processors. In MICRO. IEEE Computer Society. G. Edward Suh et al. 2003. Efficient memory integrity verification and encryption for secure processors. In MICRO. IEEE Computer Society."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195983"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196123"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.22"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786763.2694387"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","location":"Las Vegas NV USA","acronym":"DAC '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317869","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T03:30:37Z","timestamp":1672975837000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317869"}},"subtitle":["Secure NVM with Crash Consistency, Write-Efficiency and High-Performance"],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":25,"alternative-id":["10.1145\/3316781.3317869","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317869","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}