乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T20:45:00Z","timestamp":1730321100437,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317838","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T14:07:13Z","timestamp":1558620433000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":67,"title":["High Performance Graph Convolutional Networks with Applications in Testability Analysis"],"prefix":"10.1145","author":[{"given":"Yuzhe","family":"Ma","sequence":"first","affiliation":[{"name":"CUHK"}]},{"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Brucek","family":"Khailany","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Harbinder","family":"Sikka","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Lijuan","family":"Luo","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Karthikeyan","family":"Natarajan","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"CUHK"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2504330"},{"key":"e_1_3_2_1_2_1","volume-title":"Cross-layer optimization for high speed adders: A pareto driven machine learning approach,\" IEEE TCAD","author":"Ma Y.","year":"2018","unstructured":"Y. Ma , S. Roy , J. Miao , J. Chen , and B. Yu , \" Cross-layer optimization for high speed adders: A pareto driven machine learning approach,\" IEEE TCAD , 2018 . Y. Ma, S. Roy, J. Miao, J. Chen, and B. Yu, \"Cross-layer optimization for high speed adders: A pareto driven machine learning approach,\" IEEE TCAD, 2018."},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"ISCAS","author":"Haaswijk W.","year":"2018","unstructured":"W. Haaswijk , E. Collins , B. Seguin , M. Soeken , F. Kaplan , S. S\u00fcsstrunk , and G. De Micheli , \" Deep learning for logic optimization algorithms,\" in Proc . ISCAS , 2018 , pp. 1 -- 4 . W. Haaswijk, E. Collins, B. Seguin, M. Soeken, F. Kaplan, S. S\u00fcsstrunk, and G. De Micheli, \"Deep learning for logic optimization algorithms,\" in Proc. ISCAS, 2018, pp. 1--4."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240843"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196056"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.854637"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927733"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048374"},{"issue":"3","key":"e_1_3_2_1_9_1","first-page":"433","article-title":"Layout decomposition for triple patterning lithography","volume":"34","author":"Yu B.","year":"2015","unstructured":"B. Yu , K. Yuan , D. Ding , and D. Z. Pan , \" Layout decomposition for triple patterning lithography ,\" IEEE TCAD , vol. 34 , no. 3 , pp. 433 -- 446 , March 2015 . B. Yu, K. Yuan, D. Ding, and D. Z. Pan, \"Layout decomposition for triple patterning lithography,\" IEEE TCAD, vol. 34, no. 3, pp. 433--446, March 2015.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_10_1","first-page":"506","volume-title":"ITC","author":"Cheng K.-T.","year":"1995","unstructured":"K.-T. Cheng and C.-J. Lin , \"Timing-driven test point insertion for full-scan and partial-scan BIST,\" in Proc . ITC , 1995 , pp. 506 -- 514 . K.-T. Cheng and C.-J. Lin, \"Timing-driven test point insertion for full-scan and partial-scan BIST,\" in Proc. ITC, 1995, pp. 506--514."},{"key":"e_1_3_2_1_11_1","volume-title":"ICLR","author":"Kipf T. N.","year":"2016","unstructured":"T. N. Kipf and M. Welling , \" Semi-supervised classification with graph convolutional networks,\" Proc . ICLR , 2016 . T. N. Kipf and M. Welling, \"Semi-supervised classification with graph convolutional networks,\" Proc. ICLR, 2016."},{"key":"e_1_3_2_1_12_1","first-page":"1024","volume-title":"NIPS","author":"Hamilton W.","year":"2017","unstructured":"W. Hamilton , Z. Ying , and J. Leskovec , \" Inductive representation learning on large graphs,\" in Proc . NIPS , 2017 , pp. 1024 -- 1034 . W. Hamilton, Z. Ying, and J. Leskovec, \"Inductive representation learning on large graphs,\" in Proc. NIPS, 2017, pp. 1024--1034."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3219819.3219890"},{"issue":"9","key":"e_1_3_2_1_14_1","first-page":"1616","article-title":"A comprehensive survey of graph embedding: problems, techniques and applications","volume":"30","author":"Cai H.","year":"2018","unstructured":"H. Cai , V. W. Zheng , and K. Chang , \" A comprehensive survey of graph embedding: problems, techniques and applications ,\" IEEE TKDE , vol. 30 , no. 9 , pp. 1616 -- 1637 , 2018 . H. Cai, V. W. Zheng, and K. Chang, \"A comprehensive survey of graph embedding: problems, techniques and applications,\" IEEE TKDE, vol. 30, no. 9, pp. 1616--1637, 2018.","journal-title":"IEEE TKDE"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1007\/978-1-4419-8462-3_5","volume-title":"Node classification in social networks,\" in Social network data analytics","author":"Bhagat S.","year":"2011","unstructured":"S. Bhagat , G. Cormode , and S. Muthukrishnan , \" Node classification in social networks,\" in Social network data analytics . Springer , 2011 , pp. 115 -- 148 . S. Bhagat, G. Cormode, and S. Muthukrishnan, \"Node classification in social networks,\" in Social network data analytics. Springer, 2011, pp. 115--148."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2939672.2939754"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/37888.38000"},{"key":"e_1_3_2_1_18_1","volume-title":"ITC","author":"Briers A. J.","year":"1986","unstructured":"A. J. Briers and K. A. E. Totton , \"Random pattern testability by fast fault simulation,\" in Proc . ITC , 1986 . A. J. Briers and K. A. E. Totton, \"Random pattern testability by fast fault simulation,\" in Proc. ITC, 1986."},{"key":"e_1_3_2_1_19_1","first-page":"138","volume-title":"ITC","author":"Geuzebroek M.","year":"2002","unstructured":"M. Geuzebroek , J. T. Van Der Linden, and A. Van de Goor, \"Test point insertion that facilitates atpg in reducing test time and data volume,\" in Proc . ITC , 2002 , pp. 138 -- 147 . M. Geuzebroek, J. T. Van Der Linden, and A. Van de Goor, \"Test point insertion that facilitates atpg in reducing test time and data volume,\" in Proc. ITC, 2002, pp. 138--147."},{"key":"e_1_3_2_1_20_1","first-page":"649","volume-title":"ITC","author":"Tamarapalli N.","year":"1996","unstructured":"N. Tamarapalli and J. Rajski , \" Constructive multi-phase test point insertion for scan-based bist,\" in Proc . ITC , 1996 , pp. 649 -- 658 . N. Tamarapalli and J. Rajski, \"Constructive multi-phase test point insertion for scan-based bist,\" in Proc. ITC, 1996, pp. 649--658."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.189"},{"key":"e_1_3_2_1_22_1","first-page":"2","volume-title":"VTS","author":"Touba N. A.","year":"1996","unstructured":"N. A. Touba and E. J. McCluskey , \" Test point insertion based on path tracing,\" in Proc . VTS , 1996 , pp. 2 -- 8 . N. A. Touba and E. J. McCluskey, \"Test point insertion based on path tracing,\" in Proc. VTS, 1996, pp. 2--8."},{"key":"e_1_3_2_1_23_1","first-page":"1","volume-title":"ITC","author":"Ren H.","year":"2009","unstructured":"H. Ren , M. Kusko , V. Kravets , and R. Yaari , \" Low cost test point insertion without using extra registers for high performance design,\" in Proc . ITC , 2009 , pp. 1 -- 8 . H. Ren, M. Kusko, V. Kravets, and R. Yaari, \"Low cost test point insertion without using extra registers for high performance design,\" in Proc. ITC, 2009, pp. 1--8."},{"key":"e_1_3_2_1_24_1","first-page":"178","volume-title":"GLSVLSI","author":"Li H. F.","year":"1995","unstructured":"H. F. Li and P. Lam , \" A protocol extraction strategy for control point insertion in design for test of transition signaling circuits.\" in Proc . GLSVLSI , 1995 , pp. 178 -- 183 . H. F. Li and P. Lam, \"A protocol extraction strategy for control point insertion in design for test of transition signaling circuits.\" in Proc. GLSVLSI, 1995, pp. 178--183."},{"key":"e_1_3_2_1_25_1","first-page":"1","volume-title":"ITC","author":"Li Z.","year":"2015","unstructured":"Z. Li , S. K. Goel , F. Lee , and K. Chakrabarty , \" Efficient observation-point insertion for diagnosability enhancement in digital circuits,\" in Proc . ITC , 2015 , pp. 1 -- 10 . Z. Li, S. K. Goel, F. Lee, and K. Chakrabarty, \"Efficient observation-point insertion for diagnosability enhancement in digital circuits,\" in Proc. ITC, 2015, pp. 1--10."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/800139.804528"},{"key":"e_1_3_2_1_27_1","first-page":"807","volume-title":"ICML","author":"Nair V.","year":"2010","unstructured":"V. Nair and G. E. Hinton , \" Rectified linear units improve restricted boltzmann machines,\" in Proc . ICML , 2010 , pp. 807 -- 814 . V. Nair and G. E. Hinton, \"Rectified linear units improve restricted boltzmann machines,\" in Proc. ICML, 2010, pp. 807--814."}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317838","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,5]],"date-time":"2023-01-05T22:28:58Z","timestamp":1672957738000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317838"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":27,"alternative-id":["10.1145\/3316781.3317838","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317838","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}