乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T20:44:47Z","timestamp":1730321087788,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317803","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":64,"title":["DREAMPlace"],"prefix":"10.1145","author":[{"given":"Yibo","family":"Lin","sequence":"first","affiliation":[{"name":"ECE Department, UT Austin"}]},{"given":"Shounak","family":"Dhar","sequence":"additional","affiliation":[{"name":"ECE Department, UT Austin"}]},{"given":"Wuxi","family":"Li","sequence":"additional","affiliation":[{"name":"ECE Department, UT Austin"}]},{"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[{"name":"Nvidia, Inc., Austin"}]},{"given":"Brucek","family":"Khailany","sequence":"additional","affiliation":[{"name":"Nvidia, Inc., Austin"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"ECE Department, UT Austin"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055177"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360453"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"volume-title":"Teng et al., \"ePlace-MS: Electrostatics-based placement for mixed-size circuits,\" IEEE TCAD","author":"Lu J.","key":"e_1_3_2_1_5_1","unstructured":"J. Lu , H. Zhuang , P. Chen , H. Chang , C.-C. Chang , Y.-C. Wong , L. Sha , D. Huang , Y. Luo , C.- C. Teng et al., \"ePlace-MS: Electrostatics-based placement for mixed-size circuits,\" IEEE TCAD , vol. 34 , no. 5, pp. 685--698, 2015. J. Lu, H. Zhuang, P. Chen, H. Chang, C.-C. Chang, Y.-C. Wong, L. Sha, D. Huang, Y. Luo, C.-C. Teng et al., \"ePlace-MS: Electrostatics-based placement for mixed-size circuits,\" IEEE TCAD, vol. 34, no. 5, pp. 685--698, 2015."},{"key":"e_1_3_2_1_6_1","volume-title":"Replace: Advancing solution quality and routability validation in global placement,\" IEEE TCAD","author":"Cheng C.-K.","year":"2018","unstructured":"C.-K. Cheng , A. B. Kahng , I. Kang , and L. Wang , \" Replace: Advancing solution quality and routability validation in global placement,\" IEEE TCAD , 2018 . C.-K. Cheng, A. B. Kahng, I. Kang, and L. Wang, \"Replace: Advancing solution quality and routability validation in global placement,\" IEEE TCAD, 2018."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196057"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170567"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2265371"},{"issue":"3","key":"e_1_3_2_1_10_1","first-page":"447","article-title":"POLAR: A high performance mixed-size wirelengh-driven placer with density constraints","volume":"34","author":"Lin T.","year":"2015","unstructured":"T. Lin , C. Chu , J. R. Shinnerl , I. Bustany , and I. Nedelchev , \" POLAR: A high performance mixed-size wirelengh-driven placer with density constraints ,\" IEEE TCAD , vol. 34 , no. 3 , pp. 447 -- 459 , 2015 . T. Lin, C. Chu, J. R. Shinnerl, I. Bustany, and I. Nedelchev, \"POLAR: A high performance mixed-size wirelengh-driven placer with density constraints,\" IEEE TCAD, vol. 34, no. 3, pp. 447--459, 2015.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_11_1","first-page":"520","article-title":"Polar 3.0: An ultrafast global placement engine","author":"Lin T.","year":"2015","unstructured":"T. Lin , C. Chu , and G. Wu , \" Polar 3.0: An ultrafast global placement engine ,\" in Proc. ICCAD. IEEE , 2015 , pp. 520 -- 527 . T. Lin, C. Chu, and G. Wu, \"Polar 3.0: An ultrafast global placement engine,\" in Proc. ICCAD. IEEE, 2015, pp. 520--527.","journal-title":"Proc. ICCAD. IEEE"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344676"},{"key":"e_1_3_2_1_13_1","first-page":"922","article-title":"UTPlaceF 3.0: A parallelization framework for modern FPGA global placement","author":"Li W.","year":"2017","unstructured":"W. Li , M. Li , J. Wang , and D. Z. Pan , \" UTPlaceF 3.0: A parallelization framework for modern FPGA global placement ,\" in Proc. ICCAD. IEEE , 2017 , pp. 922 -- 928 . W. Li, M. Li, J. Wang, and D. Z. Pan, \"UTPlaceF 3.0: A parallelization framework for modern FPGA global placement,\" in Proc. ICCAD. IEEE, 2017, pp. 922--928.","journal-title":"Proc. ICCAD. IEEE"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687525"},{"key":"e_1_3_2_1_15_1","first-page":"1345","article-title":"Accelerate analytical placement with gpu: A generic approach","author":"Lin C.-X.","year":"2018","unstructured":"C.-X. Lin and M. D. Wong , \" Accelerate analytical placement with gpu: A generic approach ,\" in Proc. DATE. IEEE , 2018 , pp. 1345 -- 1350 . C.-X. Lin and M. D. Wong, \"Accelerate analytical placement with gpu: A generic approach,\" in Proc. DATE. IEEE, 2018, pp. 1345--1350.","journal-title":"Proc. DATE. IEEE"},{"key":"e_1_3_2_1_16_1","first-page":"891","article-title":"Architecture and details of a high quality, large-scale analytical placer","author":"Kahng A. B.","year":"2005","unstructured":"A. B. Kahng , S. Reda , and Q. Wang , \" Architecture and details of a high quality, large-scale analytical placer ,\" in Proc. ICCAD. IEEE , 2005 , pp. 891 -- 898 . A. B. Kahng, S. Reda, and Q. Wang, \"Architecture and details of a high quality, large-scale analytical placer,\" in Proc. ICCAD. IEEE, 2005, pp. 891--898.","journal-title":"Proc. ICCAD. IEEE"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/3086952"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123057"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1980.1163351"},{"key":"e_1_3_2_1_20_1","volume-title":"ICLR","author":"Kinga D.","year":"2015","unstructured":"D. Kinga and J. B. Adam , \" A method for stochastic optimization,\" in Proc . ICLR , 2015 . D. Kinga and J. B. Adam, \"A method for stochastic optimization,\" in Proc. ICLR, 2015."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055182"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2018.8547587"},{"key":"e_1_3_2_1_24_1","volume-title":"Mpl6: Enhanced multilevel mixed-size placement with congestion control,\" in Modern Circuit Placement","author":"Chan T. F.","year":"2007","unstructured":"T. F. Chan , K. Sze , J. R. Shinnerl , and M. Xie , \" Mpl6: Enhanced multilevel mixed-size placement with congestion control,\" in Modern Circuit Placement . Springer , 2007 . T. F. Chan, K. Sze, J. R. Shinnerl, and M. Xie, \"Mpl6: Enhanced multilevel mixed-size placement with congestion control,\" in Modern Circuit Placement. Springer, 2007."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382641"},{"key":"e_1_3_2_1_26_1","volume-title":"Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer","author":"Naylor W. C.","year":"2001","unstructured":"W. C. Naylor , R. Donelly , and L. Sha , \" Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer ,\" Oct. 9 2001 , US Patent 6,301,693. W. C. Naylor, R. Donelly, and L. Sha, \"Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer,\" Oct. 9 2001, US Patent 6,301,693."}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T03:40:55Z","timestamp":1672976455000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317803"}},"subtitle":["Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement"],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":26,"alternative-id":["10.1145\/3316781.3317803","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317803","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}