乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:03:48Z","timestamp":1725656628508},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317799","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T14:07:13Z","timestamp":1558620433000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["DHOOM"],"prefix":"10.1145","author":[{"given":"Neetu","family":"Jindal","sequence":"first","affiliation":[{"name":"IIT Delhi"}]},{"given":"Sandeep","family":"Chandran","sequence":"additional","affiliation":[{"name":"IIT Palakkad"}]},{"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"IIT Delhi"}]},{"given":"Sanjiva","family":"Prasad","sequence":"additional","affiliation":[{"name":"IIT Delhi"}]},{"given":"Abhay","family":"Mitra","sequence":"additional","affiliation":[{"name":"IIT Delhi"}]},{"given":"Kunal","family":"Singhal","sequence":"additional","affiliation":[{"name":"IIT Delhi"}]},{"given":"Shubham","family":"Gupta","sequence":"additional","affiliation":[{"name":"IIT Delhi"}]},{"given":"Shikhar","family":"Tuli","sequence":"additional","affiliation":[{"name":"IIT Delhi"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442087.2442089"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898020"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"S. Chandran P. R. Panda S. R. Sarangi A. Bhattacharyya D. Chauhan and S. Kumar. 2017. Managing Trace Summaries to Minimize Stalls During Postsilicon Validation. IEEE TVLSI 25 6 (2017). S. Chandran P. R. Panda S. R. Sarangi A. Bhattacharyya D. Chauhan and S. Kumar. 2017. Managing Trace Summaries to Minimize Stalls During Postsilicon Validation. IEEE TVLSI 25 6 (2017).","DOI":"10.1109\/TVLSI.2017.2657604"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"N. Decker P. Gottschling C. Hochberger M. Leucker T. Scheffel M. Schmitz and A. Weiss. 2017. Rapidly Adjustable Non-intrusive Online Monitoring for Multi-core Systems. In SBMF. Springer. N. Decker P. Gottschling C. Hochberger M. Leucker T. Scheffel M. Schmitz and A. Weiss. 2017. Rapidly Adjustable Non-intrusive Online Monitoring for Multi-core Systems. In SBMF. Springer.","DOI":"10.1007\/978-3-319-70848-5_12"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.17"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"F. Farahmandi R. Morad A. Ziv Z. Nevo and P. Mishra. 2017. Cost-effective analysis of post-silicon functional coverage events. In DATE. IEEE. F. Farahmandi R. Morad A. Ziv Z. Nevo and P. Mishra. 2017. Cost-effective analysis of post-silicon functional coverage events. In DATE. IEEE.","DOI":"10.23919\/DATE.2017.7927022"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"P. Fogarty C. MacNamee and D. Heffernan. 2013. On-chip support for software verification and debug in multi-core embedded systems. IET Software 7 1 (2013). P. Fogarty C. MacNamee and D. Heffernan. 2013. On-chip support for software verification and debug in multi-core embedded systems. IET Software 7 1 (2013).","DOI":"10.1049\/iet-sen.2011.0212"},{"volume-title":"Garp: A MIPS processor with a reconfigurable coprocessor","year":"1997","author":"Hauser R","key":"e_1_3_2_1_8_1"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"S. Jak\u0161i\u0107 E. Bartocci R. Grosu R. Kloibhofer T. Nguyen and D. Ni\u010dkovi\u00e9. 2015. From signal temporal logic to FPGA monitors. In MEMOCODE. IEEE. S. Jak\u0161i\u0107 E. Bartocci R. Grosu R. Kloibhofer T. Nguyen and D. Ni\u010dkovi\u00e9. 2015. From signal temporal logic to FPGA monitors. In MEMOCODE. IEEE.","DOI":"10.1109\/MEMCOD.2015.7340489"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2827928"},{"key":"e_1_3_2_1_11_1","unstructured":"H. F. Ko and N. Nicolici. 2010. Automated trace signals selection using the RTL descriptions. In ITC. IEEE. H. F. Ko and N. Nicolici. 2010. Automated trace signals selection using the RTL descriptions. In ITC. IEEE."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"C. Lai Y. Yang and I. Huang. 2014. A Versatile Data Cache for Trace Buffer Support. IEEE TCSI 61 11 (2014). C. Lai Y. Yang and I. Huang. 2014. A Versatile Data Cache for Trace Buffer Support. IEEE TCSI 61 11 (2014).","DOI":"10.1109\/TCSI.2014.2334892"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002047"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"A. Nassar F. J Kurdahi and W. Elsharkasy. 2015. NUVA: architectural support for runtime verification of parametric specifications over multicores. In CASES. IEEE. A. Nassar F. J Kurdahi and W. Elsharkasy. 2015. NUVA: architectural support for runtime verification of parametric specifications over multicores. In CASES. IEEE.","DOI":"10.1109\/CASES.2015.7324554"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136520"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"D. Solet J. B\u00e9chennec M. Briday S. Faucou and S. Pillement. 2016. Hardware runtime verification of embedded software in SoPC. In SIES. IEEE. D. Solet J. B\u00e9chennec M. Briday S. Faucou and S. Pillement. 2016. Hardware runtime verification of embedded software in SoPC. In SIES. IEEE.","DOI":"10.1109\/SIES.2016.7509425"},{"key":"e_1_3_2_1_17_1","unstructured":"G. Stitt B. Grattan J. Villarreal and F. Vahid. 2002. Using on-chip configurable logic to reduce embedded system software energy. In FCCM. IEEE. G. Stitt B. Grattan J. Villarreal and F. Vahid. 2002. Using on-chip configurable logic to reduce embedded system software energy. In FCCM. IEEE."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736051"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,5]],"date-time":"2023-01-05T22:38:51Z","timestamp":1672958331000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317799"}},"subtitle":["Reusing Design-for-Debug Hardware for Online Monitoring"],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":18,"alternative-id":["10.1145\/3316781.3317799","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317799","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}