{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,19]],"date-time":"2024-11-19T17:45:52Z","timestamp":1732038352978},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317797","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":40,"title":["Design Guidelines of RRAM based Neural-Processing-Unit"],"prefix":"10.1145","author":[{"given":"Wenqiang","family":"Zhang","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}]},{"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"Huaqiang","family":"Wu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}]},{"given":"Bin","family":"Gao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}]},{"given":"Hu","family":"He","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}]},{"given":"Youhui","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, Tsinghua University, Beijing, China"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"He","family":"Qian","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14236"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature24270"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0117-x"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0006-8"},{"volume-title":"Implications of the Obvious,\" University of Virginia","year":"1994","author":"Wulf W.","key":"e_1_3_2_1_6_1","unstructured":"W. Wulf and S. A. McKee , \"Hitting the Memory Wall : Implications of the Obvious,\" University of Virginia , 1994 . W. Wulf and S. A. McKee, \"Hitting the Memory Wall: Implications of the Obvious,\" University of Virginia, 1994."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"M. Horowitz \"Computing's energy problem (and what we can do about it) \" in International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2014 pp. 10--14. M. Horowitz \"Computing's energy problem (and what we can do about it) \" in International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2014 pp. 10--14.","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"e_1_3_2_1_9_1","first-page":"1","article-title":"The Next Generation of Deep Learning Hardware: Analog Computing","author":"Haensch W.","year":"2018","unstructured":"W. Haensch , T. Gokmen , and R. Puri , \" The Next Generation of Deep Learning Hardware: Analog Computing ,\" Proceedings of the IEEE , pp. 1 -- 15 , 2018 . W. Haensch, T. Gokmen, and R. Puri, \"The Next Generation of Deep Learning Hardware: Analog Computing,\" Proceedings of the IEEE, pp. 1--15, 2018.","journal-title":"Proceedings of the IEEE"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0180-5"},{"volume-title":"Efficient and self-adaptive in-situ learning in multilayer memristor neural networks,\" Nature Communications","author":"Li C.","key":"e_1_3_2_1_11_1","unstructured":"C. Li , \" Efficient and self-adaptive in-situ learning in multilayer memristor neural networks,\" Nature Communications , vol. 9 , no. 1, 2018. C. Li et al., \"Efficient and self-adaptive in-situ learning in multilayer memristor neural networks,\" Nature Communications, vol. 9, no. 1, 2018."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms15199"},{"key":"e_1_3_2_1_13_1","first-page":"11.5.1","volume-title":"Device and circuit optimization of REAM for neuromorphic computing,\" in International Electron Devices Meeting (IEDM)","author":"Wu H.","year":"2017","unstructured":"H. Wu , \" Device and circuit optimization of REAM for neuromorphic computing,\" in International Electron Devices Meeting (IEDM) , 2017 , pp. 11.5.1 -- 11.5.4 . H. Wu et al., \"Device and circuit optimization of REAM for neuromorphic computing,\" in International Electron Devices Meeting (IEDM), 2017, pp. 11.5.1--11.5.4."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173205"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_3_2_1_17_1","first-page":"469","volume-title":"Automation Test in Europe Conference Exhibition (DATE)","author":"Xia L.","year":"2016","unstructured":"L. Xia : Simulation platform for memristor-based neuromorphic computing system,\" in Design , Automation Test in Europe Conference Exhibition (DATE) , 2016 , pp. 469 -- 474 . L. Xia et al., \"MNSIM: Simulation platform for memristor-based neuromorphic computing system,\" in Design, Automation Test in Europe Conference Exhibition (DATE), 2016, pp. 469--474."},{"key":"e_1_3_2_1_18_1","first-page":"1","article-title":"NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning","author":"Chen P.-Y.","year":"2018","unstructured":"P.-Y. Chen , X. Peng , and S. Yu , \" NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning ,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , pp. 1 -- 1 , 2018 . P.-Y. Chen, X. Peng, and S. Yu, \"NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1--1, 2018.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"volume-title":"Very Deep Convolutional Networks for Large-Scale Image Recognition,\" arXiv:1409.1556","year":"2014","author":"Zisserman K.","key":"e_1_3_2_1_19_1","unstructured":"K. Simony an and A. Zisserman , \" Very Deep Convolutional Networks for Large-Scale Image Recognition,\" arXiv:1409.1556 , 2014 . K. Simony an and A. Zisserman, \"Very Deep Convolutional Networks for Large-Scale Image Recognition,\" arXiv:1409.1556, 2014."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2784364"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T03:43:24Z","timestamp":1672976604000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317797"}},"subtitle":["A Joint Device-Circuit-Algorithm Analysis"],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":20,"alternative-id":["10.1145\/3316781.3317797","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317797","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}