乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T20:49:18Z","timestamp":1730321358004,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":119,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,4,4]],"date-time":"2020-04-04T00:00:00Z","timestamp":1585958400000},"content-version":"vor","delay-in-days":366,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100011030","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["DE-SC0012199"],"id":[{"id":"10.13039\/100011030","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100011039","name":"Intelligence Advanced Research Projects Activity","doi-asserted-by":"publisher","award":["2017-1701300000"],"id":[{"id":"10.13039\/100011039","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Center for Brain-inspired Computing (C-BRIC), one of six centers in JUMP, a DARPA sponsored Semiconductor Research Corporation (SRC) program"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,4]]},"DOI":"10.1145\/3297858.3304049","type":"proceedings-article","created":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T18:38:43Z","timestamp":1554403123000},"page":"715-731","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":264,"title":["PUMA"],"prefix":"10.1145","author":[{"given":"Aayush","family":"Ankit","sequence":"first","affiliation":[{"name":"Purdue University & Hewlett Packard Enterprise, West Lafayette, IN, USA"}]},{"given":"Izzat El","family":"Hajj","sequence":"additional","affiliation":[{"name":"American University of Beirut & University of Illinois at Urbana-Champaign, Beirut, Lebanon"}]},{"given":"Sai Rahul","family":"Chalamalasetti","sequence":"additional","affiliation":[{"name":"Hewlett Packard Enterprise, Palo Alto, CA, USA"}]},{"given":"Geoffrey","family":"Ndu","sequence":"additional","affiliation":[{"name":"Hewlett Packard Enterprise, Bristol, United Kingdom"}]},{"given":"Martin","family":"Foltin","sequence":"additional","affiliation":[{"name":"Hewlett Packard Enterprise, Fort Collins, CO, USA"}]},{"given":"R. Stanley","family":"Williams","sequence":"additional","affiliation":[{"name":"Hewlett Packard Enterprise, Palo Alto, CA, USA"}]},{"given":"Paolo","family":"Faraboschi","sequence":"additional","affiliation":[{"name":"Hewlett Packard Enterprise, Palo Alto, CA, USA"}]},{"given":"Wen-mei W","family":"Hwu","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"given":"John Paul","family":"Strachan","sequence":"additional","affiliation":[{"name":"Hewlett Packard Enterprise, Palo Alto, CA, USA"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN, USA"}]},{"given":"Dejan S.","family":"Milojicic","sequence":"additional","affiliation":[{"name":"Hewlett Packard Enterprise, Palo Alto, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,4,4]]},"reference":[{"volume-title":"Logistic regression","author":"Agresti Alan","key":"e_1_3_2_1_1_1","unstructured":"Alan Agresti . 2002. Logistic regression . Wiley Online Library . Alan Agresti. 2002. Logistic regression .Wiley Online Library."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123982"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.11"},{"volume-title":"Pattern classification by memristive crossbar circuits using ex situ and in situ training. Nature communications","year":"2013","author":"Alibart Fabien","key":"e_1_3_2_1_4_1","unstructured":"Fabien Alibart , Elham Zamanidoost , and Dmitri B Strukov . 2013. Pattern classification by memristive crossbar circuits using ex situ and in situ training. Nature communications , Vol. 4 ( 2013 ). Fabien Alibart, Elham Zamanidoost, and Dmitri B Strukov. 2013. Pattern classification by memristive crossbar circuits using ex situ and in situ training. Nature communications, Vol. 4 (2013)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195664"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2018.8638612"},{"volume-title":"YodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN Acceleration","year":"2017","author":"Andri Renzo","key":"e_1_3_2_1_7_1","unstructured":"Renzo Andri , Lukas Cavigelli , Davide Rossi , and Luca Benini . 2017. YodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN Acceleration . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( 2017 ). Renzo Andri, Lukas Cavigelli, Davide Rossi, and Luca Benini. 2017. YodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN Acceleration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2017)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062311"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/3199700.3199771"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2983990.2984019"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446049"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173212"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743766"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815993"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124543"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.40"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062326"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"volume-title":"et almbox","year":"2018","author":"Chung Eric","key":"e_1_3_2_1_23_1","unstructured":"Eric Chung , Jeremy Fowers , Kalin Ovtcharov , Michael Papamichael , Adrian Caulfield , Todd Massengill , Ming Liu , Daniel Lo , Shlomi Alkalay , Michael Haselman , et almbox . 2018 . Serving DNNs in Real Time at Datacenter Scale with Project Brainwave. IEEE Micro , Vol. 38 , 2 (2018). Eric Chung, Jeremy Fowers, Kalin Ovtcharov, Michael Papamichael, Adrian Caulfield, Todd Massengill, Ming Liu, Daniel Lo, Shlomi Alkalay, Michael Haselman, et almbox. 2018. Serving DNNs in Real Time at Datacenter Scale with Project Brainwave. IEEE Micro, Vol. 38, 2 (2018)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898092"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1162\/NECO_a_00052"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3276523"},{"volume-title":"NIPS Workshop .","year":"2011","author":"Collobert Ronan","key":"e_1_3_2_1_28_1","unstructured":"Ronan Collobert , Koray Kavukcuoglu , and Cl\u00e9ment Farabet . 2011 . Torch7: A matlab-like environment for machine learning. In BigLearn , NIPS Workshop . Ronan Collobert, Koray Kavukcuoglu, and Cl\u00e9ment Farabet. 2011. Torch7: A matlab-like environment for machine learning. In BigLearn, NIPS Workshop ."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2883591.2883597"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124552"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133869"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872366"},{"volume-title":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems. 257--260","author":"Farabet C.","key":"e_1_3_2_1_35_1","unstructured":"C. Farabet , B. Martini , P. Akselrod , S. Talay , Y. LeCun , and E. Culurciello . 2010. Hardware accelerated convolutional neural networks for synthetic vision systems . In Proceedings of 2010 IEEE International Symposium on Circuits and Systems. 257--260 . C. Farabet, B. Martini, P. Akselrod, S. Talay, Y. LeCun, and E. Culurciello. 2010. Hardware accelerated convolutional neural networks for synthetic vision systems. In Proceedings of 2010 IEEE International Symposium on Circuits and Systems. 257--260."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272559"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00015"},{"volume-title":"Making Memristive Neural Network Accelerators Reliable. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA) .","author":"Feinberg B.","key":"e_1_3_2_1_38_1","unstructured":"B. Feinberg , S. Wang , and E. Ipek . 2018b . Making Memristive Neural Network Accelerators Reliable. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA) . B. Feinberg, S. Wang, and E. Ipek. 2018b. Making Memristive Neural Network Accelerators Reliable. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA) ."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173171"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/16.10.906"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.106"},{"key":"e_1_3_2_1_43_1","unstructured":"Ian Goodfellow Jean Pouget-Abadie Mehdi Mirza Bing Xu David Warde-Farley Sherjil Ozair Aaron Courville and Yoshua Bengio. 2014. Generative adversarial nets. In Advances in neural information processing systems. 2672--2680. Ian Goodfellow Jean Pouget-Abadie Mehdi Mirza Bing Xu David Warde-Farley Sherjil Ozair Aaron Courville and Yoshua Bengio. 2014. Generative adversarial nets. In Advances in neural information processing systems. 2672--2680."},{"volume-title":"A Survey of FPGA Based Neural Network Accelerator. arXiv preprint arXiv:1712.08934","year":"2017","author":"Guo Kaiyuan","key":"e_1_3_2_1_44_1","unstructured":"Kaiyuan Guo , Shulin Zeng , Jincheng Yu , Yu Wang , and Huazhong Yang . 2017b. A Survey of FPGA Based Neural Network Accelerator. arXiv preprint arXiv:1712.08934 ( 2017 ). Kaiyuan Guo, Shulin Zeng, Jincheng Yu, Yu Wang, and Huazhong Yang. 2017b. A Survey of FPGA Based Neural Network Accelerator. arXiv preprint arXiv:1712.08934 (2017)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268341"},{"volume-title":"Proceedings of the 32nd International Conference on Machine Learning (ICML-15)","year":"2015","author":"Gupta Suyog","key":"e_1_3_2_1_46_1","unstructured":"Suyog Gupta , Ankur Agrawal , Kailash Gopalakrishnan , and Pritish Narayanan . 2015 . Deep learning with limited numerical precision . In Proceedings of the 32nd International Conference on Machine Learning (ICML-15) . 1737--1746. Suyog Gupta, Ankur Agrawal, Kailash Gopalakrishnan, and Pritish Narayanan. 2015. Deep learning with limited numerical precision. In Proceedings of the 32nd International Conference on Machine Learning (ICML-15). 1737--1746."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"e_1_3_2_1_48_1","unstructured":"Song Han Jeff Pool John Tran and William Dally. 2015. Learning both weights and connections for efficient neural network. In Advances in neural information processing systems. 1135--1143. Song Han Jeff Pool John Tran and William Dally. 2015. Learning both weights and connections for efficient neural network. In Advances in neural information processing systems. 1135--1143."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223684"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"volume-title":"Memristor-based analog computation and neural network classification with a dot product engine. Advanced Materials","year":"2018","author":"Hu Miao","key":"e_1_3_2_1_51_1","unstructured":"Miao Hu , Catherine Graves , Can Li , Yunning Li , Ning Ge , Eric Montgomery , Noraica Davila , Hao Jiang , R. Stanley Williams , J. Joshua Yang , Qiangfei Xia , and John Paul Strachan . 2018. Memristor-based analog computation and neural network classification with a dot product engine. Advanced Materials ( 2018 ). Miao Hu, Catherine Graves, Can Li, Yunning Li, Ning Ge, Eric Montgomery, Noraica Davila, Hao Jiang, R. Stanley Williams, J. Joshua Yang, Qiangfei Xia, and John Paul Strachan. 2018. Memristor-based analog computation and neural network classification with a dot product engine. Advanced Materials (2018)."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228448"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53426-7_23"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173205"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173205"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195663"},{"volume-title":"Dally","year":"2013","author":"Jiang Nan","key":"e_1_3_2_1_58_1","unstructured":"Nan Jiang , George Michelogiannakis , Daniel Becker , Brian Towles , and William J . Dally . 2013 . BookSim 2.0 User's Guide . Nan Jiang, George Michelogiannakis, Daniel Becker, Brian Towles, and William J. Dally. 2013. BookSim 2.0 User's Guide ."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.50"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195661"},{"key":"e_1_3_2_1_62_1","unstructured":"A. B. Kahng B. Lin and S. Nath. 2012. Comprehensive Modeling Methodologies for NoC Router Estimation. Technical Report. UCSD. A. B. Kahng B. Lin and S. Nath. 2012. Comprehensive Modeling Methodologies for NoC Router Estimation. Technical Report. UCSD."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.41"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898011"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2700234"},{"key":"e_1_3_2_1_66_1","unstructured":"Alex Krizhevsky Ilya Sutskever and Geoffrey E Hinton. 2012. Imagenet classification with deep convolutional neural networks. In Advances in neural information processing systems. 1097--1105. Alex Krizhevsky Ilya Sutskever and Geoffrey E Hinton. 2012. Imagenet classification with deep convolutional neural networks. In Advances in neural information processing systems. 1097--1105."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173176"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2217514"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694358"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.42"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744900"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446050"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.21437\/Interspeech.2010-343"},{"volume-title":"Jouppi","year":"2009","author":"Muralimanohar Naveen","key":"e_1_3_2_1_75_1","unstructured":"Naveen Muralimanohar , Rajeev Balasubramonian , and Norman P . Jouppi . 2009 . CACTI 6.0: A Tool to Understand Large Caches. Technical Report. HP Labs, HPL- 2009--85. Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi. 2009. CACTI 6.0: A Tool to Understand Large Caches. Technical Report. HP Labs, HPL-2009--85."},{"key":"e_1_3_2_1_76_1","unstructured":"Boris Murmann. 2011. ADC performance survey 1997--2011. http:\/\/www. stanford. edu\/ murmann\/adcsurvey. html (2011). Boris Murmann. 2011. ADC performance survey 1997--2011. http:\/\/www. stanford. edu\/ murmann\/adcsurvey. html (2011)."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2442393"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195693"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037730"},{"volume-title":"Applied linear statistical models","author":"Neter John","key":"e_1_3_2_1_80_1","unstructured":"John Neter , Michael H Kutner , Christopher J Nachtsheim , and William Wasserman . 1996. Applied linear statistical models . Vol. 4 . Irwin Chicago . John Neter, Michael H Kutner, Christopher J Nachtsheim, and William Wasserman. 1996. Applied linear statistical models. Vol. 4. Irwin Chicago."},{"key":"e_1_3_2_1_81_1","unstructured":"Matheus Almeida Ogleari Ethan L Miller and Jishen Zhao. 2018. Steal but no force: Efficient hardware undo Matheus Almeida Ogleari Ethan L Miller and Jishen Zhao. 2018. Steal but no force: Efficient hardware undo"},{"volume-title":"High Performance Computer Architecture (HPCA), 2018 IEEE International Symposium on. IEEE, 336--349","key":"e_1_3_2_1_82_1","unstructured":"redo logging for persistent memory systems . In High Performance Computer Architecture (HPCA), 2018 IEEE International Symposium on. IEEE, 336--349 . redo logging for persistent memory systems. In High Performance Computer Architecture (HPCA), 2018 IEEE International Symposium on. IEEE, 336--349."},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.14778\/3137628.3137629"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"volume-title":"Solid-State Circuits Conference-(ISSCC)","year":"2015","author":"Park Seongwook","key":"e_1_3_2_1_85_1","unstructured":"Seongwook Park , Kyeongryeol Bong , Dongjoo Shin , Jinmook Lee , Sungpill Choi , and Hoi-Jun Yoo . 2015 . 4.6 A1. 93TOPS\/W scalable deep learning\/inference processor with tetra-parallel MIMD architecture for big-data applications . In Solid-State Circuits Conference-(ISSCC) , 2015 IEEE International. IEEE, 1--3. Seongwook Park, Kyeongryeol Bong, Dongjoo Shin, Jinmook Lee, Sungpill Choi, and Hoi-Jun Yoo. 2015. 4.6 A1. 93TOPS\/W scalable deep learning\/inference processor with tetra-parallel MIMD architecture for big-data applications. In Solid-State Circuits Conference-(ISSCC), 2015 IEEE International. IEEE, 1--3."},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"e_1_3_2_1_87_1","volume-title":"Nature","volume":"521","author":"Prezioso Mirko","year":"2015","unstructured":"Mirko Prezioso , Farnood Merrikh-Bayat , BD Hoskins , GC Adam , Konstantin K Likharev , and Dmitri B Strukov . 2015 . Training and operation of an integrated neuromorphic network based on metal-oxide memristors . Nature , Vol. 521 , 7550 (2015), 61--64. Mirko Prezioso, Farnood Merrikh-Bayat, BD Hoskins, GC Adam, Konstantin K Likharev, and Dmitri B Strukov. 2015. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature, Vol. 521, 7550 (2015), 61--64."},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627625"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.32"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037746"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/245108.245121"},{"volume-title":"Fault-Tolerant Dot-Product Engines. arXiv preprint arXiv:1708.06892","year":"2017","author":"Roth Ron M","key":"e_1_3_2_1_92_1","unstructured":"Ron M Roth . 2017. Fault-Tolerant Dot-Product Engines. arXiv preprint arXiv:1708.06892 ( 2017 ). Ron M Roth. 2017. Fault-Tolerant Dot-Product Engines. arXiv preprint arXiv:1708.06892 (2017)."},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2009.25"},{"volume-title":"Proposal for an all-spin artificial neural network: Emulating neural and synaptic functionalities through domain wall motion in ferromagnets","year":"2016","author":"Sengupta Abhronil","key":"e_1_3_2_1_94_1","unstructured":"Abhronil Sengupta , Yong Shim , and Kaushik Roy . 2016. Proposal for an all-spin artificial neural network: Emulating neural and synaptic functionalities through domain wall motion in ferromagnets . IEEE transactions on biomedical circuits and systems, Vol. 10 , 6 ( 2016 ), 1152--1160. Abhronil Sengupta, Yong Shim, and Kaushik Roy. 2016. Proposal for an all-spin artificial neural network: Emulating neural and synaptic functionalities through domain wall motion in ferromagnets. IEEE transactions on biomedical circuits and systems, Vol. 10, 6 (2016), 1152--1160."},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195659"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080221"},{"volume-title":"Sparse coding with memristor networks. Nature nanotechnology","year":"2017","author":"Sheridan Patrick M","key":"e_1_3_2_1_98_1","unstructured":"Patrick M Sheridan , Fuxi Cai , Chao Du , Wen Ma , Zhengya Zhang , and Wei D Lu. 2017. Sparse coding with memristor networks. Nature nanotechnology ( 2017 ). Patrick M Sheridan, Fuxi Cai, Chao Du, Wen Ma, Zhengya Zhang, and Wei D Lu. 2017. Sparse coding with memristor networks. Nature nanotechnology (2017)."},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124539"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"volume-title":"Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 66--77","author":"Song M.","key":"e_1_3_2_1_101_1","unstructured":"M. Song , J. Zhang , H. Chen , and T. Li . 2018 . Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 66--77 . M. Song, J. Zhang, H. Chen, and T. Li. 2018. Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 66--77."},{"key":"e_1_3_2_1_102_1","unstructured":"Ilya Sutskever Geoffrey E Hinton and Graham W Taylor. 2009. The recurrent temporal restricted boltzmann machine. In Advances in Neural Information Processing Systems. 1601--1608. Ilya Sutskever Geoffrey E Hinton and Graham W Taylor. 2009. The recurrent temporal restricted boltzmann machine. In Advances in Neural Information Processing Systems. 1601--1608."},{"volume-title":"Efficient processing of deep neural networks: A tutorial and survey. arXiv preprint arXiv:1703.09039","year":"2017","author":"Sze Vivienne","key":"e_1_3_2_1_103_1","unstructured":"Vivienne Sze , Yu-Hsin Chen , Tien-Ju Yang , and Joel Emer . 2017. Efficient processing of deep neural networks: A tutorial and survey. arXiv preprint arXiv:1703.09039 ( 2017 ). Vivienne Sze, Yu-Hsin Chen, Tien-Ju Yang, and Joel Emer. 2017. Efficient processing of deep neural networks: A tutorial and survey. arXiv preprint arXiv:1703.09039 (2017)."},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.58.2302"},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080244"},{"key":"e_1_3_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1145\/2894756"},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062307"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062256"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898003"},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6854329"},{"volume-title":"Redox-based resistive switching memories--nanoionic mechanisms, prospects, and challenges. Advanced materials","year":"2009","author":"Waser Rainer","key":"e_1_3_2_1_112_1","unstructured":"Rainer Waser , Regina Dittmann , Georgi Staikov , and Kristof Szot . 2009. Redox-based resistive switching memories--nanoionic mechanisms, prospects, and challenges. Advanced materials , Vol. 21 , 25--26 ( 2009 ), 2632--2663. Rainer Waser, Regina Dittmann, Georgi Staikov, and Kristof Szot. 2009. Redox-based resistive switching memories--nanoionic mechanisms, prospects, and challenges. Advanced materials, Vol. 21, 25--26 (2009), 2632--2663."},{"key":"e_1_3_2_1_113_1","volume-title":"FAST","volume":"15","author":"Yang Jun","year":"2015","unstructured":"Jun Yang , Qingsong Wei , Cheng Chen , Chundong Wang , Khai Leong Yong , and Bingsheng He . 2015 . NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems .. In FAST , Vol. 15 . 167--181. Jun Yang, Qingsong Wei, Cheng Chen, Chundong Wang, Khai Leong Yong, and Bingsheng He. 2015. NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems.. In FAST, Vol. 15. 167--181."},{"key":"e_1_3_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195696"},{"volume-title":"Panasonic and UMC Partner for 40nm ReRAM Process Platform","year":"2017","author":"Richard Yu.","key":"e_1_3_2_1_115_1","unstructured":"Richard Yu. 2017. Panasonic and UMC Partner for 40nm ReRAM Process Platform . UMC Press Release (Feb 2017 ). Richard Yu. 2017. Panasonic and UMC Partner for 40nm ReRAM Process Platform. UMC Press Release (Feb 2017)."},{"key":"e_1_3_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838429"},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573556"},{"key":"e_1_3_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195662"}],"event":{"name":"ASPLOS '19: Architectural Support for Programming Languages and Operating Systems","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Providence RI USA","acronym":"ASPLOS '19"},"container-title":["Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304049","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T14:54:32Z","timestamp":1673362472000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304049"}},"subtitle":["A Programmable Ultra-efficient Memristor-based Accelerator for Machine Learning Inference"],"short-title":[],"issued":{"date-parts":[[2019,4,4]]},"references-count":119,"alternative-id":["10.1145\/3297858.3304049","10.1145\/3297858"],"URL":"https:\/\/doi.org\/10.1145\/3297858.3304049","relation":{},"subject":[],"published":{"date-parts":[[2019,4,4]]},"assertion":[{"value":"2019-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}