{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T20:06:22Z","timestamp":1730318782226,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,7,6]],"date-time":"2016-07-06T00:00:00Z","timestamp":1467763200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,7,6]]},"DOI":"10.1145\/2967878.2967915","type":"proceedings-article","created":{"date-parts":[[2016,9,12]],"date-time":"2016-09-12T13:33:45Z","timestamp":1473687225000},"page":"1-5","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Power model analysis using variable rate clock network in CMOS processor"],"prefix":"10.1145","author":[{"given":"T. Joby","family":"Titus","sequence":"first","affiliation":[{"name":"Department of ECE, Sri Ramakrishna Institute of Technology, Coimbatore"}]},{"given":"V.","family":"Vijayakumari","sequence":"additional","affiliation":[{"name":"Department of ECE, Sri Krishna College of Technology, Coimbatore"}]},{"given":"B.","family":"Saranya","sequence":"additional","affiliation":[{"name":"Department of ECE, Sri Ramakrishna Institute of Technology, Coimbatore"}]},{"given":"V.S. Sanjana","family":"Devi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Sri Krishna College of Technology"}]}],"member":"320","published-online":{"date-parts":[[2016,7,6]]},"reference":[{"volume-title":"ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design","year":"2015","author":"Teng Ying","key":"e_1_3_2_1_1_1","unstructured":"Ying Teng and BarisTaskin 2015 , ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design , IEEE Transactions on very large scale Integration (VLSI) Systems, 23, 11, (NOVEMBER 2015 ), 2519--2530 Ying Teng and BarisTaskin 2015, ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design, IEEE Transactions on very large scale Integration (VLSI) Systems, 23, 11, (NOVEMBER 2015), 2519--2530"},{"volume-title":"A Novel FPGA Architecture Based on Ultrafine Grain Reconfigurable Logic Cells","year":"2015","author":"Gaillardon Pierre-Emmanuel","key":"e_1_3_2_1_2_1","unstructured":"Pierre-Emmanuel Gaillardon , Xifan Tang , Gain Kim , and Giovanni De Micheli , 2015 , A Novel FPGA Architecture Based on Ultrafine Grain Reconfigurable Logic Cells , IEEE Transactions on very large scale Integration (VLSI) Systems, 23, 10, (OCTOBER 2015 ), 2187--2197. Pierre-Emmanuel Gaillardon, Xifan Tang, Gain Kim, and Giovanni De Micheli, 2015, A Novel FPGA Architecture Based on Ultrafine Grain Reconfigurable Logic Cells, IEEE Transactions on very large scale Integration (VLSI) Systems, 23, 10, (OCTOBER 2015), 2187--2197."},{"volume-title":"Supply Noise and Impedance of On-Chip Power Distribution Networks in ICs With Non uniform Power Consumption and Interblock Decoupling Capacitors","year":"2015","key":"e_1_3_2_1_3_1","unstructured":"JosepRius,2015 , Supply Noise and Impedance of On-Chip Power Distribution Networks in ICs With Non uniform Power Consumption and Interblock Decoupling Capacitors , IEEE Transactions on very large scale Integration (VLSI) Systems, 23, 6, (JUNE 2015 .), 993--1004. JosepRius,2015, Supply Noise and Impedance of On-Chip Power Distribution Networks in ICs With Non uniform Power Consumption and Interblock Decoupling Capacitors, IEEE Transactions on very large scale Integration (VLSI) Systems, 23, 6, (JUNE 2015.), 993--1004."},{"volume-title":"A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks","year":"2015","author":"Jiang Guoyue","key":"e_1_3_2_1_4_1","unstructured":"Guoyue Jiang , Zhaolin Li , Fang Wang , and Shaojun Wei ,2015 , A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks ,IEEE Transactions on very large scale Integration (VLSI) Systems , 23, 4,(APRIL 2015 ), 664--677. Guoyue Jiang, Zhaolin Li, Fang Wang, and Shaojun Wei,2015, A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks,IEEE Transactions on very large scale Integration (VLSI) Systems, 23, 4,(APRIL 2015), 664--677."},{"key":"e_1_3_2_1_5_1","first-page":"266","volume-title":"Actively Alleviate Power Gating-Induced Power\/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC","author":"Wang Xuan","year":"2015","unstructured":"Xuan Wang , Xiaowen Wu , Zhehui Wang , 2015 , Actively Alleviate Power Gating-Induced Power\/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC , IEEE Transactions on very large scale Integration (VLSI) Systems, VOL. 23, NO. 2, Pages: 266 -- 279 , FEBRUARY 2015 . Xuan Wang, Xiaowen Wu, Zhehui Wang, 2015, Actively Alleviate Power Gating-Induced Power\/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC, IEEE Transactions on very large scale Integration (VLSI) Systems, VOL. 23, NO. 2, Pages: 266--279, FEBRUARY 2015."},{"key":"e_1_3_2_1_6_1","first-page":"1","article-title":"Sze, 2015, Obstacle-Avoiding and Slew-Constrained Clock Tree Synthesis With Efficient Buffer Insertion","volume":"23","author":"Deng Chao","year":"2015","unstructured":"YiciCai, Chao Deng , Qiang Zhou , Hailong Yao , FeifeiNiu, and Cliff N . Sze, 2015, Obstacle-Avoiding and Slew-Constrained Clock Tree Synthesis With Efficient Buffer Insertion , IEEE Transactions on very large scale Integration (VLSI) Systems , 23 , 1 , (JANUARY 2015 ), 142--155. YiciCai, Chao Deng, Qiang Zhou, Hailong Yao, FeifeiNiu, and Cliff N. Sze, 2015, Obstacle-Avoiding and Slew-Constrained Clock Tree Synthesis With Efficient Buffer Insertion, IEEE Transactions on very large scale Integration (VLSI) Systems, 23, 1, (JANUARY 2015), 142--155.","journal-title":"IEEE Transactions on very large scale Integration (VLSI) Systems"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2283306"},{"volume-title":"Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS","year":"2014","author":"Lee Kyongsu","key":"e_1_3_2_1_8_1","unstructured":"Kyongsu Lee , and Jae-Yoon Sim , 2014 , Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS , IEEE Transactions on very large scale Integration (VLSI) Systems , 22, 10,(OCTOBER 2014 ), 2093--2102. Kyongsu Lee, and Jae-Yoon Sim, 2014, Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS, IEEE Transactions on very large scale Integration (VLSI) Systems, 22, 10,(OCTOBER 2014), 2093--2102."},{"volume-title":"Globally Constrained Locally Optimized 3-D Power Delivery Networks","year":"2014","author":"Todri-Sanial Aida","key":"e_1_3_2_1_9_1","unstructured":"Aida Todri-Sanial , SandipKundu, Patrick Girard , AlbertoBosio, Member, Luigi Dilillo , and Arnaud Virazel , 2014 , Globally Constrained Locally Optimized 3-D Power Delivery Networks , IEEE Transactions on very large scale Integration (VLSI) Systems, 22, 10, (OCTOBER 2014 ), 2131--2144. Aida Todri-Sanial, SandipKundu, Patrick Girard, AlbertoBosio, Member, Luigi Dilillo, and Arnaud Virazel, 2014, Globally Constrained Locally Optimized 3-D Power Delivery Networks, IEEE Transactions on very large scale Integration (VLSI) Systems, 22, 10, (OCTOBER 2014), 2131--2144."},{"volume-title":"Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling","year":"2014","author":"Li Li","key":"e_1_3_2_1_10_1","unstructured":"Li Li , Yinghai Lu , and Hai Zhou , 2014 , Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling , IEEE Transactions on very large scale Integration (VLSI) Systems, 22, 9, (SEPTEMBER 2014 ) 1888--1897. Li Li, Yinghai Lu, and Hai Zhou, 2014, Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling, IEEE Transactions on very large scale Integration (VLSI) Systems, 22, 9, (SEPTEMBER 2014) 1888--1897."},{"key":"e_1_3_2_1_11_1","first-page":"9","article-title":"Merrett, 2014, Active Mode Subclock Power Gating","volume":"22","author":"Mistry Jatin N.","year":"2014","unstructured":"Jatin N. Mistry , James Myers , Bashir M. Al-Hashimi , Fellow, David Flynn , John Biggs and Geoff V . Merrett, 2014, Active Mode Subclock Power Gating , IEEE Transactions on very large scale Integration (VLSI) Systems , 22 , 9 , (SEPTEMBER 2014 ), 1898--1908. Jatin N. Mistry, James Myers, Bashir M. Al-Hashimi, Fellow, David Flynn, John Biggs and Geoff V. Merrett, 2014, Active Mode Subclock Power Gating, IEEE Transactions on very large scale Integration (VLSI) Systems, 22, 9, (SEPTEMBER 2014), 1898--1908.","journal-title":"IEEE Transactions on very large scale Integration (VLSI) Systems"},{"volume-title":"System Level Methodology for Interconnect Aware and Temperature Constrained Power Management of 3-D MP-SOCsIEEE Transactions on very large scale Integration (VLSI) Systems, 22, 7, (JULY","year":"2014","author":"Kumar Sumeet S.","key":"e_1_3_2_1_12_1","unstructured":"Sumeet S. Kumar , Arnica Aggarwal , RadhikaSanjeevJagtap, Amir Zjajo , and Rene van Leuken ,2014 , System Level Methodology for Interconnect Aware and Temperature Constrained Power Management of 3-D MP-SOCsIEEE Transactions on very large scale Integration (VLSI) Systems, 22, 7, (JULY 2014 ), 1606--1619. Sumeet S. Kumar, Arnica Aggarwal, RadhikaSanjeevJagtap, Amir Zjajo, and Rene van Leuken,2014, System Level Methodology for Interconnect Aware and Temperature Constrained Power Management of 3-D MP-SOCsIEEE Transactions on very large scale Integration (VLSI) Systems, 22, 7, (JULY 2014), 1606--1619."},{"volume-title":"Partial Access Mode: New Method for Reducing Power Consumption of Dynamic Random Access Memory","year":"2014","author":"Riho Yoshiro","key":"e_1_3_2_1_13_1","unstructured":"Yoshiro Riho and Kazuo Nakazato ,2014 , Partial Access Mode: New Method for Reducing Power Consumption of Dynamic Random Access Memory , IEEE Transactions on very large scale Integration (VLSI) Systems, 22, 7, (JULY 2014 ), 1461--1469. Yoshiro Riho and Kazuo Nakazato,2014, Partial Access Mode: New Method for Reducing Power Consumption of Dynamic Random Access Memory, IEEE Transactions on very large scale Integration (VLSI) Systems, 22, 7, (JULY 2014), 1461--1469."},{"volume-title":"Simplifying Clock Gating Logic by Matching Factored Forms","year":"2014","author":"Han Inhak","key":"e_1_3_2_1_14_1","unstructured":"Inhak Han and Youngsoo Shin , 2014 , Simplifying Clock Gating Logic by Matching Factored Forms , IEEE Transactions on very large scale Integration (VLSI) Systems, 22, 6, (JUNE 2014 ), 1338--1349. Inhak Han and Youngsoo Shin, 2014, Simplifying Clock Gating Logic by Matching Factored Forms, IEEE Transactions on very large scale Integration (VLSI) Systems, 22, 6, (JUNE 2014), 1338--1349."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190535"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160882"},{"volume-title":"New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates","year":"2007","author":"Peiravi Ali","key":"e_1_3_2_1_17_1","unstructured":"Ali Peiravi and Mohammad Asyaei , 2007,Current- Comparison-Based Domino : New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates , IEEE transactions on computer-aided design of integrated circuits and systems, 26, 7, (JULY 2007 ), 1246--1255. Ali Peiravi and Mohammad Asyaei, 2007,Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates, IEEE transactions on computer-aided design of integrated circuits and systems, 26, 7, (JULY 2007), 1246--1255."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888282"}],"event":{"name":"ICCCNT '16: 7th International Conference on Computing Communication and Networking Technologies","sponsor":["University of North Texas University of North Texas"],"location":"Dallas TX USA","acronym":"ICCCNT '16"},"container-title":["Proceedings of the 7th International Conference on Computing Communication and Networking Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2967878.2967915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T12:23:36Z","timestamp":1673699016000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2967878.2967915"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,6]]},"references-count":18,"alternative-id":["10.1145\/2967878.2967915","10.1145\/2967878"],"URL":"https:\/\/doi.org\/10.1145\/2967878.2967915","relation":{},"subject":[],"published":{"date-parts":[[2016,7,6]]},"assertion":[{"value":"2016-07-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}