乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:56:28Z","timestamp":1725616588612},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,8,31]],"date-time":"2015-08-31T00:00:00Z","timestamp":1440979200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,8,31]]},"DOI":"10.1145\/2800986.2801018","type":"proceedings-article","created":{"date-parts":[[2015,10,30]],"date-time":"2015-10-30T15:27:07Z","timestamp":1446218827000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Minimization and Encoding of High Performance Asynchronous State Machines Based on Genetic Algorithm"],"prefix":"10.1145","author":[{"given":"Tiago","family":"Curtinhas","sequence":"first","affiliation":[{"name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica -- ITA, SJC\/S\u00e3o Paulo -- Brazil"}]},{"given":"Tassio Cortes","family":"Cavalcante","sequence":"additional","affiliation":[{"name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica -- ITA, SJC\/S\u00e3o Paulo -- Brazil"}]},{"given":"Duarte L.","family":"Oliveira","sequence":"additional","affiliation":[{"name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica -- ITA, SJC\/S\u00e3o Paulo -- Brazil"}]},{"given":"Lester A.","family":"Faria","sequence":"additional","affiliation":[{"name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica -- ITA, SJC\/S\u00e3o Paulo -- Brazil"}]},{"given":"Osamu","family":"Saotome","sequence":"additional","affiliation":[{"name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica -- ITA, SJC\/S\u00e3o Paulo -- Brazil"}]}],"member":"320","published-online":{"date-parts":[[2015,8,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"e_1_3_2_1_2_1","first-page":"240","volume-title":"Solid-State Circuits Conf. Tech. Dig.","author":"A. Jain","year":"2001","unstructured":"A. Jain et al., \" A 1. 2 GHz alpha microprocessor with 44.8 GB\/s chip pin bandwidth,\" in IEEE Int . Solid-State Circuits Conf. Tech. Dig. , pp. 240 -- 241 , February , 2001 . A. Jain et al., \"A 1.2 GHz alpha microprocessor with 44.8 GB\/s chip pin bandwidth,\" in IEEE Int. Solid-State Circuits Conf. Tech. Dig., pp. 240--241, February, 2001."},{"key":"e_1_3_2_1_3_1","volume-title":"Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS,\" Proceedings of the IEEE","author":"Calhoun B. H.","year":"2008","unstructured":"B. H. Calhoun , \" Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS,\" Proceedings of the IEEE , Volume 96 , Issue 2, February 2008 . B. H. Calhoun, et al. \"Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS,\" Proceedings of the IEEE, Volume 96, Issue 2, February 2008."},{"key":"e_1_3_2_1_4_1","unstructured":"C. J. Myers \"Asynchronous Circuit Design\" Wiley & Sons Inc. 2004 2a edition. C. J. Myers \"Asynchronous Circuit Design\" Wiley & Sons Inc. 2004 2a edition."},{"key":"e_1_3_2_1_5_1","first-page":"330","volume-title":"Automation and Test in Europe (DATE)","author":"Chelcea T.","year":"2002","unstructured":"T. Chelcea , A Burst-Mode Oriented Back-end for the Balsa Synthesis System,\" Proc. Design , Automation and Test in Europe (DATE) , pp. 330 -- 337 , March 2002 . T. Chelcea, et al., \"A Burst-Mode Oriented Back-end for the Balsa Synthesis System,\" Proc. Design, Automation and Test in Europe (DATE), pp.330--337, March 2002."},{"key":"e_1_3_2_1_6_1","first-page":"347","volume-title":"Proc.16th IEEE Int. Conf. on Electronics, Circuits and Systems","author":"Spars\u00f8 J.","year":"2009","unstructured":"J. Spars\u00f8 , \" Current Trend in High-Level Synthesis of Asynchronous Circuits ,\" Proc.16th IEEE Int. Conf. on Electronics, Circuits and Systems , pp. 347 -- 350 , 2009 . J. Spars\u00f8, \"Current Trend in High-Level Synthesis of Asynchronous Circuits,\" Proc.16th IEEE Int. Conf. on Electronics, Circuits and Systems, pp.347--350, 2009."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.2590"},{"key":"e_1_3_2_1_8_1","first-page":"179","volume-title":"Proc. of the Caltech Conf. on Very Large Scale Integration","author":"Davis A. L.","year":"1979","unstructured":"A. L. Davis , data-driven machine architecture suitable for VLSI implementation,\" In C. L. Seitz, editor , Proc. of the Caltech Conf. on Very Large Scale Integration , pp. 179 -- 194 , 1979 . A. L. Davis, et al., \"A data-driven machine architecture suitable for VLSI implementation,\" In C. L. Seitz, editor, Proc. of the Caltech Conf. on Very Large Scale Integration, pp.179--194, 1979."},{"key":"e_1_3_2_1_9_1","volume-title":"Dept. Comput. Sci.","author":"Nowick S. M.","year":"1993","unstructured":"S. M. Nowick , \"Automatic synthesis of burst-mode asynchronous controllers,\" Ph.D. dissertation, Stanford Univ ., Dept. Comput. Sci. , Stanford, CA , 1993 . S. M. Nowick, \"Automatic synthesis of burst-mode asynchronous controllers,\" Ph.D. dissertation, Stanford Univ., Dept. Comput. Sci., Stanford, CA, 1993."},{"key":"e_1_3_2_1_10_1","volume-title":"Technical Report HPL-SAL-89-22","author":"Davis A. L.","year":"1989","unstructured":"A. L. Davis . The mayfly parallel processing system. Technical Report HPL-SAL-89-22 , Hewlett-Packard Systems Architecture Laboratory , 1989 . A. L. Davis. The mayfly parallel processing system. Technical Report HPL-SAL-89-22, Hewlett-Packard Systems Architecture Laboratory, 1989."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(93)90036-C"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.282441"},{"key":"e_1_3_2_1_13_1","unstructured":"J. Muttersbach \"Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems \" Ph.D. Thesis ETH Zurich 2001. J. Muttersbach \"Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems \" Ph.D. Thesis ETH Zurich 2001."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(93)90032-8"},{"key":"e_1_3_2_1_15_1","first-page":"434","volume-title":"Int. Conf. Computer Design (ICCD)","author":"Nowick S. M.","year":"1994","unstructured":"S. M. Nowick and B. Coates , \" UCLOCK: Automated design of high performance asynchronous state machines,\" in Proc . Int. Conf. Computer Design (ICCD) , pp. 434 -- 441 , October 1994 . S. M. Nowick and B. Coates, \"UCLOCK: Automated design of high performance asynchronous state machines,\" in Proc. Int. Conf. Computer Design (ICCD), pp. 434--441, October 1994."},{"key":"e_1_3_2_1_16_1","first-page":"604","volume-title":"Int. Conf. Computer-Aided Design (ICCAD)","author":"Fuhrer R. M.","year":"1995","unstructured":"R. M. Fuhrer , B. Lin , and S. M. Nowick , \" Symbolic hazard-free minimization and encoding of asynchronous finite state machines,\" in Proc . Int. Conf. Computer-Aided Design (ICCAD) , pp. 604 -- 611 , 1995 . R. M. Fuhrer, B. Lin, and S. M. Nowick, \"Symbolic hazard-free minimization and encoding of asynchronous finite state machines,\" in Proc. Int. Conf. Computer-Aided Design (ICCAD), pp. 604--611, 1995."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.402498"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264362"},{"key":"e_1_3_2_1_19_1","volume-title":"Asynchronous Sequential Switching Circuits","author":"Unger S. H.","year":"1969","unstructured":"S. H. Unger , Asynchronous Sequential Switching Circuits . New York : Wiley-Interscience , 1969 . . S. H. Unger, Asynchronous Sequential Switching Circuits. New York: Wiley-Interscience, 1969. ."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/523661.785229"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660540.2661007"},{"key":"e_1_3_2_1_24_1","first-page":"344","article-title":"Cartesian Genetic Programming","author":"J. F.","year":"2011","unstructured":"J. F. Miller (editor) , \" Cartesian Genetic Programming ,\" Springer , p. 344 , 2011 . J. F. Miller (editor), \"Cartesian Genetic Programming,\" Springer, p.344, 2011.","journal-title":"Springer"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270318"}],"event":{"name":"SBCCI '15: 28th Symposium on Integrated Circuits and Systems Design","sponsor":["SBC Brazilian Computer Society","SIGDA ACM Special Interest Group on Design Automation","SBMICRO Brazilian Microelectronics Society"],"location":"Salvador Brazil","acronym":"SBCCI '15"},"container-title":["Proceedings of the 28th Symposium on Integrated Circuits and Systems Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2800986.2801018","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,9]],"date-time":"2023-01-09T18:48:35Z","timestamp":1673290115000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2800986.2801018"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8,31]]},"references-count":23,"alternative-id":["10.1145\/2800986.2801018","10.1145\/2800986"],"URL":"https:\/\/doi.org\/10.1145\/2800986.2801018","relation":{},"subject":[],"published":{"date-parts":[[2015,8,31]]},"assertion":[{"value":"2015-08-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}