{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T19:45:45Z","timestamp":1730317545591,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,8,31]],"date-time":"2015-08-31T00:00:00Z","timestamp":1440979200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","award":["300221\/2014-2"],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,8,31]]},"DOI":"10.1145\/2800986.2801016","type":"proceedings-article","created":{"date-parts":[[2015,10,30]],"date-time":"2015-10-30T15:27:07Z","timestamp":1446218827000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["MCML Gate Design for Standard Cell Library"],"prefix":"10.1145","author":[{"given":"Bruno","family":"Canal","sequence":"first","affiliation":[{"name":"PGMicro - Graduate Program on Microlectronics, Federal University of Rio Grande do Sul, Av. Bento Gon\u00e7alves, 9500, Porto Alegre -- Brazil"}]},{"given":"Cicero S.","family":"Nunes","sequence":"additional","affiliation":[{"name":"PGMicro - Graduate Program on Microlectronics, Federal University of Rio Grande do Sul, Av. Bento Gon\u00e7alves, 9500, Porto Alegre -- Brazil"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[{"name":"PGMicro - Graduate Program on Microlectronics, Federal University of Rio Grande do Sul, Av. Bento Gon\u00e7alves, 9500, Porto Alegre -- Brazil"}]},{"given":"Eric E.","family":"Fabris","sequence":"additional","affiliation":[{"name":"PGMicro - Graduate Program on Microlectronics, Federal University of Rio Grande do Sul, Av. Bento Gon\u00e7alves, 9500, Porto Alegre -- Brazil"}]}],"member":"320","published-online":{"date-parts":[[2015,8,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.811023"},{"issue":"75","key":"e_1_3_2_1_2_1","first-page":"1181","article-title":"An MOS current mode logic (MCML) circuit for low-power sub-GHz processors","volume":"10","author":"Yamashina M.","year":"1992","unstructured":"M. Yamashina and H. Yamada , \" An MOS current mode logic (MCML) circuit for low-power sub-GHz processors ,\" IEICE Trans. on Eletronics , vol. 10 , no. 75 , pp. 1181 -- 1187 , 1992 . M. Yamashina and H. Yamada, \"An MOS current mode logic (MCML) circuit for low-power sub-GHz processors,\" IEICE Trans. on Eletronics, vol. 10, no. 75, pp. 1181--1187, 1992.","journal-title":"IEICE Trans. on Eletronics"},{"key":"e_1_3_2_1_3_1","volume-title":"XOR and D-latch SCL gates,\" in Proc. of Int'l Symp. on Circuits and Systems (ISCAS)","author":"Alioto M.","year":"2003","unstructured":"M. Alioto and G. Palumbo , \" Design of MUX , XOR and D-latch SCL gates,\" in Proc. of Int'l Symp. on Circuits and Systems (ISCAS) , 2003 . M. Alioto and G. Palumbo, \"Design of MUX, XOR and D-latch SCL gates,\" in Proc. of Int'l Symp. on Circuits and Systems (ISCAS), 2003."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2039258"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-014-0460-4"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.03.007"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.38"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403581"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024947"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810315"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2006.264841"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853609"}],"event":{"name":"SBCCI '15: 28th Symposium on Integrated Circuits and Systems Design","sponsor":["SBC Brazilian Computer Society","SIGDA ACM Special Interest Group on Design Automation","SBMICRO Brazilian Microelectronics Society"],"location":"Salvador Brazil","acronym":"SBCCI '15"},"container-title":["Proceedings of the 28th Symposium on Integrated Circuits and Systems Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2800986.2801016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,9]],"date-time":"2023-01-09T18:48:23Z","timestamp":1673290103000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2800986.2801016"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8,31]]},"references-count":12,"alternative-id":["10.1145\/2800986.2801016","10.1145\/2800986"],"URL":"https:\/\/doi.org\/10.1145\/2800986.2801016","relation":{},"subject":[],"published":{"date-parts":[[2015,8,31]]},"assertion":[{"value":"2015-08-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}