{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:43:38Z","timestamp":1725795818063},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,8]],"date-time":"2016-06-08T00:00:00Z","timestamp":1465344000000},"content-version":"vor","delay-in-days":366,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["Beyond Standard Modeling"],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,8]]},"DOI":"10.1145\/2751205.2751237","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T14:40:11Z","timestamp":1433256011000},"page":"67-77","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":90,"title":["Locality-Driven Dynamic GPU Cache Bypassing"],"prefix":"10.1145","author":[{"given":"Chao","family":"Li","sequence":"first","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]},{"given":"Shuaiwen Leon","family":"Song","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Lab, Richland, WA, USA"}]},{"given":"Hongwen","family":"Dai","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]},{"given":"Albert","family":"Sidelnik","sequence":"additional","affiliation":[{"name":"NVIDIA Research, Santa Clara, CA, USA"}]},{"given":"Siva Kumar Sastry","family":"Hari","sequence":"additional","affiliation":[{"name":"NVIDIA Research, Santa Clara, CA, USA"}]},{"given":"Huiyang","family":"Zhou","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,6,8]]},"reference":[{"volume-title":"http:\/\/developer.amd.com","year":"2015","author":"AMD","key":"e_1_3_2_1_1_1","unstructured":"AMD APP SDK : http:\/\/developer.amd.com , 2015 . AMD APP SDK: http:\/\/developer.amd.com, 2015."},{"key":"e_1_3_2_1_2_1","unstructured":"AMD Graphics Cores Next (GCN) Architecture White paper 2012. AMD Graphics Cores Next (GCN) Architecture White paper 2012."},{"volume-title":"https:\/\/developer.nvidia.com\/cuda-downloads","year":"2015","author":"IDIA","key":"e_1_3_2_1_3_1","unstructured":"NV IDIA CUDA SDK : https:\/\/developer.nvidia.com\/cuda-downloads . 2015 . NVIDIA CUDA SDK: https:\/\/developer.nvidia.com\/cuda-downloads. 2015."},{"key":"e_1_3_2_1_4_1","unstructured":"NVIDIA Kepler GK110 white paper. 2012. NVIDIA Kepler GK110 white paper. 2012."},{"volume-title":"Fermi","year":"2009","author":"CUDA","key":"e_1_3_2_1_5_1","unstructured":"NVIDIA's next generation CUDA compute architecture : Fermi . 2009 . NVIDIA's next generation CUDA compute architecture: Fermi. 2009."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145820"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063401"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.11"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000075"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"volume-title":"HPCA'14","author":"Jia W.","key":"e_1_3_2_1_15_1","unstructured":"W. Jia , K. Shaw , and M. Martonosi . MRPB: Memory request prioritization for massively parallel processors . In HPCA'14 . W. Jia, K. Shaw, and M. Martonosi. MRPB: Memory request prioritization for massively parallel processors. In HPCA'14."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304582"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451158"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264213"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628107"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844487"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.52"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522351"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339606"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2716282.2716283"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"volume-title":"ICCAD'13","author":"Xie X.","key":"e_1_3_2_1_30_1","unstructured":"X. Xie An efficient compiler framework for cache bypassing on gpus . In ICCAD'13 . X. Xie et al. An efficient compiler framework for cache bypassing on gpus. In ICCAD'13."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056023"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370858"}],"event":{"name":"ICS'15: 2015 International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Newport Beach California USA","acronym":"ICS'15"},"container-title":["Proceedings of the 29th ACM on International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2751205.2751237","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2751205.2751237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T05:15:30Z","timestamp":1673068530000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2751205.2751237"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,8]]},"references-count":33,"alternative-id":["10.1145\/2751205.2751237","10.1145\/2751205"],"URL":"https:\/\/doi.org\/10.1145\/2751205.2751237","relation":{},"subject":[],"published":{"date-parts":[[2015,6,8]]},"assertion":[{"value":"2015-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}