{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T06:39:06Z","timestamp":1725691146224},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6,23]]},"DOI":"10.1145\/2600212.2600213","type":"proceedings-article","created":{"date-parts":[[2014,6,20]],"date-time":"2014-06-20T13:06:05Z","timestamp":1403269565000},"update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":238,"title":["TOP-PIM"],"prefix":"10.1145","author":[{"given":"Dongping","family":"Zhang","sequence":"first","affiliation":[{"name":"AMD, Sunnyvale, CA, USA"}]},{"given":"Nuwan","family":"Jayasena","sequence":"additional","affiliation":[{"name":"AMD, Sunnyvale, CA, USA"}]},{"given":"Alexander","family":"Lyashevsky","sequence":"additional","affiliation":[{"name":"AMD, Sunnyvale, CA, USA"}]},{"given":"Joseph L.","family":"Greathouse","sequence":"additional","affiliation":[{"name":"AMD, Austin, TX, USA"}]},{"given":"Lifan","family":"Xu","sequence":"additional","affiliation":[{"name":"University of Delaware, Dover, DE, USA"}]},{"given":"Michael","family":"Ignatowski","sequence":"additional","affiliation":[{"name":"AMD, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2014,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"www.jedec.org\/standards-documents\/docs\/jesd229. www.jedec.org\/standards-documents\/docs\/jesd229."},{"key":"e_1_3_2_1_2_1","unstructured":"www.jedec.org\/standards-documents\/docs\/jesd235. www.jedec.org\/standards-documents\/docs\/jesd235."},{"key":"e_1_3_2_1_3_1","unstructured":"www.micron.com\/products\/hybrid-memory-cube. www.micron.com\/products\/hybrid-memory-cube."},{"key":"e_1_3_2_1_4_1","unstructured":"ITRS interconnect working group 2012 update. www.itrs.net\/links\/2012Summer\/Interconnect.pptx. ITRS interconnect working group 2012 update. www.itrs.net\/links\/2012Summer\/Interconnect.pptx."},{"key":"e_1_3_2_1_5_1","unstructured":"Elpida begins sample shipments of ddr3 sdram (x32) based on tsv stacking technology. www.elpida.com\/en\/news\/2011\/06--27.html 2011. Elpida begins sample shipments of ddr3 sdram (x32) based on tsv stacking technology. www.elpida.com\/en\/news\/2011\/06--27.html 2011."},{"key":"e_1_3_2_1_6_1","volume-title":"Denali Memory Report","author":"Initial","year":"2012"},{"key":"e_1_3_2_1_7_1","unstructured":"International Technology Roadmap for Semiconductors 2011 Edition. 2012 update. International Technology Roadmap for Semiconductors 2011 Edition. 2012 update."},{"key":"e_1_3_2_1_8_1","unstructured":"AMD. White paper: AMD graphics cores next (GCN) architecture. Jun 2012. AMD. White paper: AMD graphics cores next (GCN) architecture. Jun 2012."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2499968.2499973"},{"key":"e_1_3_2_1_10_1","unstructured":"R. Balasubramonian. Exploiting 3D-stacked memory devices. IBM Research seminar October 2012. R. Balasubramonian. Exploiting 3D-stacked memory devices. IBM Research seminar October 2012."},{"key":"e_1_3_2_1_11_1","unstructured":"B. Black. Die stacking is happening! In 46th IEEE\/ACM International Symposium on Microarchitecture Keynote 2013. B. Black. Die stacking is happening! In 46th IEEE\/ACM International Symposium on Microarchitecture Keynote 2013."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDM.2005.132"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2010.5496640"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.121"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509675"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704684"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_19_1","article-title":"An efficient and scalable semiconductor architecture for parallel automata processing. To appear","author":"Dlugosch P.","journal-title":"IEEE Transactions on Parallel and Distributed Systems."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/645610.661071"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45167-9_11"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844457"},{"key":"e_1_3_2_1_24_1","volume-title":"SAND2009--5574","author":"Heroux D.","year":"2009"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/846215.846721"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337164"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279387"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2009.11"},{"key":"e_1_3_2_1_36_1","volume-title":"Workshop on High Performance Embedded Computing","author":"Patterson D.","year":"2004"},{"key":"e_1_3_2_1_37_1","first-page":"23","article-title":"Hybrid memory cube (HMC)","author":"Pawlowski J. T.","year":"2011","journal-title":"Hot Chips"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/CISIS.2007.49"},{"key":"e_1_3_2_1_39_1","unstructured":"S. Pugsley J. Jestes H. Zhang R. Balasubramonian V. Srinivasan A. Buyuktosunoglu A. Davis and F. Li. Ndc: Analyzing the impact of 3d-stacked memory S. Pugsley J. Jestes H. Zhang R. Balasubramonian V. Srinivasan A. Buyuktosunoglu A. Davis and F. Li. Ndc: Analyzing the impact of 3d-stacked memory"},{"key":"e_1_3_2_1_40_1","volume-title":"International Symposium on Performance Analysis of Systems and Software","year":"2014"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522329"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378607"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"e_1_3_2_1_46_1","volume-title":"The Annual Workshop on Duplicating, Deconstructing, and Debunking","author":"Weaver V. M.","year":"2008"},{"key":"e_1_3_2_1_47_1","volume-title":"From Petascale to Exascale: R&D Challenges for HPC Simulation Environments ASC Exascale Workshop","author":"White A.","year":"2011"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"}],"event":{"name":"HPDC'14: The 23rd International Symposium on High-Performance Parallel and Distributed Computing","location":"Vancouver BC Canada","acronym":"HPDC'14","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 23rd international symposium on High-performance parallel and distributed computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2600212.2600213","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,5]],"date-time":"2023-01-05T20:10:34Z","timestamp":1672949434000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2600212.2600213"}},"subtitle":["throughput-oriented programmable processing in memory"],"short-title":[],"issued":{"date-parts":[[2014,6,23]]},"references-count":49,"alternative-id":["10.1145\/2600212.2600213","10.1145\/2600212"],"URL":"https:\/\/doi.org\/10.1145\/2600212.2600213","relation":{},"subject":[],"published":{"date-parts":[[2014,6,23]]},"assertion":[{"value":"2014-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}