{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T19:36:24Z","timestamp":1730316984300,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6,10]]},"DOI":"10.1145\/2597652.2597681","type":"proceedings-article","created":{"date-parts":[[2014,6,10]],"date-time":"2014-06-10T08:50:25Z","timestamp":1402390225000},"page":"201-210","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Understanding the impact of threshold voltage on MLC flash memory performance and reliability"],"prefix":"10.1145","author":[{"given":"Wei","family":"Wang","sequence":"first","affiliation":[{"name":"San Diego State University, San Diego, CA, USA"}]},{"given":"Tao","family":"Xie","sequence":"additional","affiliation":[{"name":"San Diego State University, San Diego, CA, USA"}]},{"given":"Deng","family":"Zhou","sequence":"additional","affiliation":[{"name":"San Diego State University, San Diego, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2014,6,10]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"57","volume-title":"USENIX ATC","author":"Agrawal N.","year":"2008","unstructured":"N. Agrawal , Design tradeoffs for ssd performance . In USENIX ATC , pages 57 -- 70 , 2008 . N. Agrawal, et al. Design tradeoffs for ssd performance. In USENIX ATC, pages 57--70, 2008."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996604"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"e_1_3_2_1_4_1","volume-title":"Nonvolatile Memory Technologies with Emphasis on Flash: A Comprehensive Guide to Understanding and Using Flash Memory Devices","author":"Brewer J.","year":"2011","unstructured":"J. Brewer and M. Gill . Nonvolatile Memory Technologies with Emphasis on Flash: A Comprehensive Guide to Understanding and Using Flash Memory Devices . Wiley-IEEE Press , 2011 . J. Brewer and M. Gill. Nonvolatile Memory Technologies with Emphasis on Flash: A Comprehensive Guide to Understanding and Using Flash Memory Devices. Wiley-IEEE Press, 2011."},{"key":"e_1_3_2_1_5_1","volume-title":"The disksim simulation environment version 4.0 reference manual","author":"Bucy J. S.","year":"2008","unstructured":"J. S. Bucy , The disksim simulation environment version 4.0 reference manual . Carnegie Mellon University , 2008 . J. S. Bucy, et al. The disksim simulation environment version 4.0 reference manual. Carnegie Mellon University, 2008."},{"key":"e_1_3_2_1_6_1","volume-title":"UCSD","author":"Bunker T.","year":"2012","unstructured":"T. Bunker , M. Wei , and S. J. Swanson . Ming ii: A flexible platform for nand flash-based research. Technical report , UCSD , 2012 . T. Bunker, M. Wei, and S. J. Swanson. Ming ii: A flexible platform for nand flash-based research. Technical report, UCSD, 2012."},{"key":"e_1_3_2_1_7_1","first-page":"521","volume-title":"DATE","author":"Cai Y.","year":"2012","unstructured":"Y. Cai , Error patterns in mlc nand flash memory: Measurement, characterization, and analysis . In DATE , pages 521 -- 526 , 2012 . Y. Cai, et al. Error patterns in mlc nand flash memory: Measurement, characterization, and analysis. In DATE, pages 521--526, 2012."},{"key":"e_1_3_2_1_8_1","article-title":"A dual-mode nand flash memory: 1-gb multilevel and high-performance 512-mb single-level modes. Solid-State Circuits","author":"Cho T.","year":"2001","unstructured":"T. Cho , A dual-mode nand flash memory: 1-gb multilevel and high-performance 512-mb single-level modes. Solid-State Circuits , IEEE Journal of , 2001 . T. Cho, et al. A dual-mode nand flash memory: 1-gb multilevel and high-performance 512-mb single-level modes. Solid-State Circuits, IEEE Journal of, 2001.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_9_1","first-page":"7","article-title":"The inconvenient truths about nand flash memory","author":"Cooke J.","year":"2007","unstructured":"J. Cooke . The inconvenient truths about nand flash memory . Micron MEMCON , 7 , 2007 . J. Cooke. The inconvenient truths about nand flash memory. Micron MEMCON, 7, 2007.","journal-title":"Micron MEMCON"},{"key":"e_1_3_2_1_10_1","volume-title":"Cyclic Design","author":"Deal E.","year":"2009","unstructured":"E. Deal . Trends of nand flash memory error correction . Cyclic Design , June , 2009 . E. Deal. Trends of nand flash memory error correction. Cyclic Design, June, 2009."},{"key":"e_1_3_2_1_11_1","volume-title":"Non-volatile Memory Workshop","author":"Frederic S.","year":"2013","unstructured":"S. Frederic , G. Ryan , and D. Lara . Dynamic threshold schemes for multi-level nonvolatile memories . Non-volatile Memory Workshop , 2013 . S. Frederic, G. Ryan, and D. Lara. Dynamic threshold schemes for multi-level nonvolatile memories. Non-volatile Memory Workshop, 2013."},{"key":"e_1_3_2_1_12_1","volume-title":"Will MLC SSD Replace SLC?","author":"George C.","year":"2011","unstructured":"C. George . Will MLC SSD Replace SLC? , 2011 . C. George. Will MLC SSD Replace SLC?, 2011."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.16"},{"issue":"11","key":"e_1_3_2_1_14_1","first-page":"1575","article-title":"A 117-mm2 3.3-v only 128-mb multilevel nand flash memory for mass storage applications. Solid-State Circuits","volume":"31","author":"Jung T.-S.","year":"1996","unstructured":"T.-S. Jung , A 117-mm2 3.3-v only 128-mb multilevel nand flash memory for mass storage applications. Solid-State Circuits , IEEE Journal of , 31 ( 11 ): 1575 -- 1583 , 1996 . T.-S. Jung, et al. A 117-mm2 3.3-v only 128-mb multilevel nand flash memory for mass storage applications. Solid-State Circuits, IEEE Journal of, 31(11):1575--1583, 1996.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_15_1","first-page":"32","volume-title":"42nd IEEE ISSCC","author":"Jung T.-S.","year":"1996","unstructured":"T.-S. Jung , A 3.3 V 128 Mb multi-level nand flash memory for mass storage applications . In 42nd IEEE ISSCC , pages 32 -- 33 , 1996 . T.-S. Jung, et al. A 3.3 V 128 Mb multi-level nand flash memory for mass storage applications. In 42nd IEEE ISSCC, pages 32--33, 1996."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2012-196"},{"key":"e_1_3_2_1_17_1","volume-title":"UESNIX FAST","author":"Liu R.-S.","year":"2012","unstructured":"R.-S. Liu , Optimizing nand flash-based ssds via retention relaxation . In UESNIX FAST , 2012 . R.-S. Liu, et al. Optimizing nand flash-based ssds via retention relaxation. In UESNIX FAST, 2012."},{"key":"e_1_3_2_1_18_1","volume-title":"MLC in","author":"Marks H.","year":"2012","unstructured":"H. Marks . SSDs in the data center: SLC out , MLC in , Dec. 2012 . H. Marks. SSDs in the data center: SLC out, MLC in, Dec. 2012."},{"key":"e_1_3_2_1_19_1","unstructured":"Micron. MT29F8G08MAAWC datasheet. Micron. MT29F8G08MAAWC datasheet."},{"issue":"3","key":"e_1_3_2_1_20_1","first-page":"335","article-title":"Flash eeprom threshold instabilitiesdue to charge trapping during program\/erase cycling","volume":"4","author":"Mielke N.","year":"2004","unstructured":"N. Mielke , Flash eeprom threshold instabilitiesdue to charge trapping during program\/erase cycling . IEEE TDMR , 4 ( 3 ): 335 -- 344 , 2004 . N. Mielke, et al. Flash eeprom threshold instabilitiesdue to charge trapping during program\/erase cycling. IEEE TDMR, 4(3):335--344, 2004.","journal-title":"IEEE TDMR"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1413254.1413263"},{"key":"e_1_3_2_1_23_1","volume-title":"USENIX FAST","author":"Pan Y.","year":"2011","unstructured":"Y. Pan , G. Dong , and T. Zhang . Exploiting memory device wear-out dynamics to improve nand flash memory system performance . In USENIX FAST , 2011 . Y. Pan, G. Dong, and T. Zhang. Exploiting memory device wear-out dynamics to improve nand flash memory system performance. In USENIX FAST, 2011."},{"key":"e_1_3_2_1_24_1","first-page":"1","volume-title":"Stress-test-driven qualification o integrated circuits. JEDEC","author":"Standard J.","year":"2010","unstructured":"J. Standard . Stress-test-driven qualification o integrated circuits. JEDEC , pages 1 -- 26 , 2010 . J. Standard. Stress-test-driven qualification o integrated circuits. JEDEC, pages 1--26, 2010."},{"issue":"11","key":"e_1_3_2_1_25_1","article-title":"A 3.3 v 32 mb nand flash memory with incremental step pulse programming scheme","volume":"30","author":"Suh K.-D.","year":"1995","unstructured":"K.-D. Suh , A 3.3 v 32 mb nand flash memory with incremental step pulse programming scheme . Journal of Solid-State Circuits , 30 ( 11 ), 1995 . K.-D. Suh, et al. A 3.3 v 32 mb nand flash memory with incremental step pulse programming scheme. Journal of Solid-State Circuits, 30(11), 1995.","journal-title":"Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2010.5545014"},{"key":"e_1_3_2_1_27_1","unstructured":"Xilinx. Xilinx university program xupv5-lx110t development system. Xilinx. Xilinx university program xupv5-lx110t development system."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2010.5700263"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2011.6033936"}],"event":{"name":"ICS'14: 2014 International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Munich Germany","acronym":"ICS'14"},"container-title":["Proceedings of the 28th ACM international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2597652.2597681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T11:28:33Z","timestamp":1673350113000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2597652.2597681"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6,10]]},"references-count":29,"alternative-id":["10.1145\/2597652.2597681","10.1145\/2597652"],"URL":"https:\/\/doi.org\/10.1145\/2597652.2597681","relation":{},"subject":[],"published":{"date-parts":[[2014,6,10]]},"assertion":[{"value":"2014-06-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}