乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T19:32:40Z","timestamp":1730316760957,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593202","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["REscope"],"prefix":"10.1145","author":[{"given":"Wei","family":"Wu","sequence":"first","affiliation":[{"name":"EE Dept., University of California, Los Angeles, CA, USA"}]},{"given":"Wenyao","family":"Xu","sequence":"additional","affiliation":[{"name":"CSE Dept., University of Buffalo, SUNY, NY, USA"}]},{"given":"Rahul","family":"Krishnan","sequence":"additional","affiliation":[{"name":"EE Dept., University of California, Los Angeles, CA, USA"}]},{"given":"Yen-Lung","family":"Chen","sequence":"additional","affiliation":[{"name":"EE Dept., University of California, Los Angeles, CA, USA and EE Dept., National Central University, Taiwan, R.O.C"}]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[{"name":"EE Dept., University of California, Los Angeles, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/TCAD.2009.2020721"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1007\/978-3-7091-6963-6"},{"key":"e_1_3_2_1_3_1","first-page":"302","volume-title":"Fpga accelerated parallel sparse matrix factorization for circuit simulations,\" in Reconfigurable Computing: Architectures, Tools and Applications","author":"Wu W.","year":"2011","unstructured":"W. Wu , Y. Shan , X. Chen , Y. Wang , and H. Yang , \" Fpga accelerated parallel sparse matrix factorization for circuit simulations,\" in Reconfigurable Computing: Architectures, Tools and Applications . Springer , 2011 , pp. 302 -- 315 . W. Wu, Y. Shan, X. Chen, Y. Wang, and H. Yang, \"Fpga accelerated parallel sparse matrix factorization for circuit simulations,\" in Reconfigurable Computing: Architectures, Tools and Applications. Springer, 2011, pp. 302--315."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/MDT.2012.2226201"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/TCSII.2011.2164148"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/TCAD.2006.882593"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/1960397.1960437"},{"key":"e_1_3_2_1_8_1","first-page":"572","article-title":"Stochastic behavioral modeling of analog\/mixed-signal circuits by maximizing entropy","author":"Krishnan R.","year":"2013","unstructured":"R. Krishnan , W. Wu , F. Gong , and L. He , \" Stochastic behavioral modeling of analog\/mixed-signal circuits by maximizing entropy .\" in ISQED , 2013 , pp. 572 -- 579 . R. Krishnan, W. Wu, F. Gong, and L. He, \"Stochastic behavioral modeling of analog\/mixed-signal circuits by maximizing entropy.\" in ISQED, 2013, pp. 572--579.","journal-title":"ISQED"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/43.384428"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3116-6","volume-title":"Asymptotic waveform evaluation and moment matching for interconnect analysis","author":"Chiprout E.","year":"1994","unstructured":"E. Chiprout and M. Nakhla , Asymptotic waveform evaluation and moment matching for interconnect analysis . Kluwer Academic Publishers , 1994 . E. Chiprout and M. Nakhla, Asymptotic waveform evaluation and moment matching for interconnect analysis. Kluwer Academic Publishers, 1994."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/1146909.1146930"},{"key":"e_1_3_2_1_12_1","first-page":"322","volume-title":"ICCAD '08","author":"Dolecek L.","year":"2008","unstructured":"L. Dolecek , M. Qazi , D. Shah , and A. Chandrakasan , \" Breaking the simulation barrier: SRAM evaluation through norm minimization,\" in Proceedings of the 2008 IEEE\/ACM International Conference on Computer-Aided Design, ser . ICCAD '08 , 2008 , pp. 322 -- 329 . L. Dolecek, M. Qazi, D. Shah, and A. Chandrakasan, \"Breaking the simulation barrier: SRAM evaluation through norm minimization,\" in Proceedings of the 2008 IEEE\/ACM International Conference on Computer-Aided Design, ser. ICCAD '08, 2008, pp. 322--329."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.5555\/1870926.1871123"},{"key":"e_1_3_2_1_14_1","volume-title":"Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis,\" in IEEE\/ACM International Conference on Computer-Aided Design","author":"Katayama K.","year":"2010","unstructured":"K. Katayama , S. Hagiwara , H. Tsutsui , H. Ochi , and T. Sato , \" Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis,\" in IEEE\/ACM International Conference on Computer-Aided Design , 2010 . K. Katayama, S. Hagiwara, H. Tsutsui, H. Ochi, and T. Sato, \"Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis,\" in IEEE\/ACM International Conference on Computer-Aided Design, 2010."},{"key":"e_1_3_2_1_15_1","first-page":"424","volume-title":"A fast and provably bounded failure analysis of memory circuits in high dimensions,\" in 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Wu W.","year":"2014","unstructured":"W. Wu , F. Gong , G. Chen , and L. He , \" A fast and provably bounded failure analysis of memory circuits in high dimensions,\" in 19th Asia and South Pacific Design Automation Conference (ASP-DAC) , 2014 , pp. 424 -- 429 . W. Wu, F. Gong, G. Chen, and L. He, \"A fast and provably bounded failure analysis of memory circuits in high dimensions,\" in 19th Asia and South Pacific Design Automation Conference (ASP-DAC), 2014, pp. 424--429."},{"key":"e_1_3_2_1_16_1","first-page":"235","article-title":"Statistical blockade: a novel method for very fast monte carlo simulation of rare circuit events, and its application,\" in Design, Automation, and Test","author":"Singhee A.","year":"2008","unstructured":"A. Singhee and R. A. Rutenbar , \" Statistical blockade: a novel method for very fast monte carlo simulation of rare circuit events, and its application,\" in Design, Automation, and Test in Europe , 2008 , pp. 235 -- 251 . A. Singhee and R. A. Rutenbar, \"Statistical blockade: a novel method for very fast monte carlo simulation of rare circuit events, and its application,\" in Design, Automation, and Test in Europe, 2008, pp. 235--251.","journal-title":"Europe"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/VLSI.2008.54"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.2307\/1269343"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1023\/A:1008280620621"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1080\/00401706.1985.10488049"},{"issue":"3","key":"e_1_3_2_1_21_1","first-page":"301","article-title":"Algorithm as 215: Maximum-likelihood estimation of the parameters of the generalized extreme-value distribution","volume":"34","author":"Hosking J.","year":"1985","unstructured":"J. Hosking , \" Algorithm as 215: Maximum-likelihood estimation of the parameters of the generalized extreme-value distribution ,\" Journal of the Royal Statistical Society. Series C (Applied Statistics) , vol. 34 , no. 3 , pp. 301 -- 310 , 1985 . J. Hosking, \"Algorithm as 215: Maximum-likelihood estimation of the parameters of the generalized extreme-value distribution,\" Journal of the Royal Statistical Society. Series C (Applied Statistics), vol. 34, no. 3, pp. 301--310, 1985.","journal-title":"Journal of the Royal Statistical Society. Series C (Applied Statistics)"}],"event":{"sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"acronym":"DAC '14","name":"DAC '14: The 51st Annual Design Automation Conference 2014","location":"San Francisco CA USA"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T11:24:29Z","timestamp":1673695469000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593202"}},"subtitle":["High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage"],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":21,"alternative-id":["10.1145\/2593069.2593202","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593202","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}