{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:06:09Z","timestamp":1725725169357},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[1997,5]]},"DOI":"10.1145\/258915.258933","type":"proceedings-article","created":{"date-parts":[[2003,11,14]],"date-time":"2003-11-14T16:24:15Z","timestamp":1068827055000},"page":"194-205","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Efficient formulation for optimal modulo schedulers"],"prefix":"10.1145","author":[{"given":"Alexandre E.","family":"Eichenberger","sequence":"first","affiliation":[{"name":"ECE Department, North Carolina State University, Raleigh, NC"}]},{"given":"Edward S.","family":"Davidson","sequence":"additional","affiliation":[{"name":"EECS Department, University of Michigan, Ann Arbor, MI"}]}],"member":"320","published-online":{"date-parts":[[1997,5]]},"reference":[{"key":"e_1_3_2_1_1_2","doi-asserted-by":"publisher","DOI":"10.5555\/800075.802449"},{"key":"e_1_3_2_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"e_1_3_2_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224542"},{"key":"e_1_3_2_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207128"},{"key":"e_1_3_2_1_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/231379.231385"},{"key":"e_1_3_2_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192733"},{"key":"e_1_3_2_1_8_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF03356742"},{"key":"e_1_3_2_1_9_2","first-page":"180","volume-title":"Proceedings of the 28th Annual international Symposium on Microarchitecture","author":"Davidson A. E.","year":"1995","unstructured":"A. E. Eichenberger said E. S. Davidson . Stage scheduling : A technique to reduce the register requirements of a modulo schedule . Proceedings of the 28th Annual international Symposium on Microarchitecture , pages 180 - 191 , November 1995 . A. E. Eichenberger said E. S. Davidson. Stage scheduling: A technique to reduce the register requirements of a modulo schedule. Proceedings of the 28th Annual international Symposium on Microarchitecture, pages 180-191, November 1995."},{"key":"e_1_3_2_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192732"},{"key":"e_1_3_2_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155115"},{"key":"e_1_3_2_1_13_2","doi-asserted-by":"publisher","DOI":"10.5555\/42805"},{"key":"e_1_3_2_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/92.335014"},{"key":"e_1_3_2_1_15_2","volume-title":"Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing","author":"de Dinechin B. Dupont","year":"1996","unstructured":"B. Dupont de Dinechin . Parametric computation of margins and of minimum cumulative register lifetime dates . Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing , 1996 . B. Dupont de Dinechin. Parametric computation of margins and of minimum cumulative register lifetime dates. Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing, 1996."},{"key":"e_1_3_2_1_16_2","first-page":"327","volume-title":"Proceedings of the International Conference on Parallel Architecture and Compiler Techniques","author":"de Dinechin B. Dupont","year":"1994","unstructured":"B. Dupont de Dinechin . Simplex scheduling : More than lifetime-sensitive instruction scheduling . Proceedings of the International Conference on Parallel Architecture and Compiler Techniques , pages 327 - 330 , 1994 . B. Dupont de Dinechin. Simplex scheduling: More than lifetime-sensitive instruction scheduling. Proceedings of the International Conference on Parallel Architecture and Compiler Techniques, pages 327-330, 1994."},{"key":"e_1_3_2_1_17_2","doi-asserted-by":"publisher","DOI":"10.1177\/109434208900300302"},{"key":"e_1_3_2_1_18_2","article-title":"SPEC Benchmark Suite: Designed for today's advanced system","author":"Uniejewski J.","year":"1989","unstructured":"J. Uniejewski . SPEC Benchmark Suite: Designed for today's advanced system . SPEC Newsletter , Fall 1989 . J. Uniejewski. SPEC Benchmark Suite: Designed for today's advanced system. SPEC Newsletter, Fall 1989.","journal-title":"SPEC Newsletter"},{"key":"e_1_3_2_1_20_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205184"},{"key":"e_1_3_2_1_21_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205183"},{"key":"e_1_3_2_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/231379.231386"}],"event":{"name":"PLDI97: Conference on Programming Language","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"Las Vegas Nevada USA","acronym":"PLDI97"},"container-title":["Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/258915.258933","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T15:00:51Z","timestamp":1693839651000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/258915.258933"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,5]]},"references-count":19,"alternative-id":["10.1145\/258915.258933","10.1145\/258915"],"URL":"https:\/\/doi.org\/10.1145\/258915.258933","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/258916.258933","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[1997,5]]},"assertion":[{"value":"1997-05-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}