乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:41:17Z","timestamp":1725619277743},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,2,7]]},"DOI":"10.1145\/2578948.2560697","type":"proceedings-article","created":{"date-parts":[[2014,2,7]],"date-time":"2014-02-07T14:23:08Z","timestamp":1391782988000},"page":"29-38","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Programming a Multicore Architecture without Coherency and Atomic Operations"],"prefix":"10.1145","author":[{"given":"Jochem H.","family":"Rutgers","sequence":"first","affiliation":[{"name":"University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands"}]},{"given":"Marco J. G.","family":"Bekooij","sequence":"additional","affiliation":[{"name":"University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands"}]},{"given":"Gerard J. M.","family":"Smit","sequence":"additional","affiliation":[{"name":"University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands"}]}],"member":"320","published-online":{"date-parts":[[2014,2,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934110"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.21"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.73"},{"key":"e_1_3_2_1_4_1","first-page":"108","volume-title":"2010 IEEE International","author":"Howard J.","year":"2010","unstructured":"J. Howard , S. Dighe , Y. Hoskote et al., \"A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS,\" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC) , 2010 IEEE International , 2010 , pp. 108 -- 109 . J. Howard, S. Dighe, Y. Hoskote et al., \"A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS,\" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, 2010, pp. 108--109."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787234.1787255"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.180"},{"key":"e_1_3_2_1_7_1","unstructured":"Clojure 2007. {Online}. Available: http:\/\/clojure.org Clojure 2007. {Online}. Available: http:\/\/clojure.org"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/647977.743244"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1631687.1596563"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/237721.237794"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1248648.1248652"},{"key":"e_1_3_2_1_12_1","unstructured":"House 2006. {Online}. Available: http:\/\/programatica.cs.pdx.edu\/House\/ House 2006. {Online}. Available: http:\/\/programatica.cs.pdx.edu\/House\/"},{"key":"e_1_3_2_1_13_1","volume-title":"Concurrent programming in ERLANG","author":"Armstrong J.","year":"1993","unstructured":"J. Armstrong , R. Virding , C. Wikstr\u00f6m , and M. Williams , \" Concurrent programming in ERLANG ,\" 1993 . J. Armstrong, R. Virding, C. Wikstr\u00f6m, and M. Williams, \"Concurrent programming in ERLANG,\" 1993."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1017\/S0956796805005526"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1708046.1708059"},{"key":"e_1_3_2_1_16_1","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"Culler D.","year":"1998","unstructured":"D. Culler , J. P. Singh , and A. Gupta , Parallel Computer Architecture: A Hardware\/Software Approach , 1998 , ISBN 1558603433. D. Culler, J. P. Singh, and A. Gupta, Parallel Computer Architecture: A Hardware\/Software Approach, 1998, ISBN 1558603433."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2050135.2050139"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1952998.1953003"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.241"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2458523.2458533"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1327452.1327492"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1090\/S0002-9947-1936-1501858-0"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/5280.5292"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806651.1806655"},{"key":"e_1_3_2_1_25_1","volume-title":"The Garbage Collection Handbook: The Art of Automatic Memory Management","author":"Jones R.","year":"2012","unstructured":"R. Jones , A. Hosking , and E. Moss , The Garbage Collection Handbook: The Art of Automatic Memory Management . Chapman and Hall , Jan. 2012 , iSBN 978-1-4200-8279-1. R. Jones, A. Hosking, and E. Moss, The Garbage Collection Handbook: The Art of Automatic Memory Management. Chapman and Hall, Jan. 2012, iSBN 978-1-4200-8279-1."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/512429.512449"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/361082.361093"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.14"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/161468.161469"},{"key":"e_1_3_2_1_30_1","first-page":"318147","article-title":"Intel 64 architecture memory ordering white paper","year":"2007","unstructured":"Intel , \" Intel 64 architecture memory ordering white paper ,\" SKU 318147 - 318001 , 2007 . Intel, \"Intel 64 architecture memory ordering white paper,\" SKU 318147-001, 2007.","journal-title":"SKU"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1993.289730"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.54"},{"key":"e_1_3_2_1_33_1","unstructured":"NoFib Haskell Benchmark Suite 2010. {Online}. Available: http:\/\/darcs.haskell.org\/nofib\/ NoFib Haskell Benchmark Suite 2010. {Online}. Available: http:\/\/darcs.haskell.org\/nofib\/"}],"event":{"name":"PPoPP '14: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"Orlando FL USA","acronym":"PPoPP '14"},"container-title":["Proceedings of Programming Models and Applications on Multicores and Manycores"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2578948.2560697","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T15:05:46Z","timestamp":1673449546000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2578948.2560697"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2,7]]},"references-count":33,"alternative-id":["10.1145\/2578948.2560697","10.1145\/2578948"],"URL":"https:\/\/doi.org\/10.1145\/2578948.2560697","relation":{},"subject":[],"published":{"date-parts":[[2014,2,7]]},"assertion":[{"value":"2014-02-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}