{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T10:27:30Z","timestamp":1725791250400},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,6,16]]},"DOI":"10.1145\/2492408.2492418","type":"proceedings-article","created":{"date-parts":[[2014,1,7]],"date-time":"2014-01-07T17:18:46Z","timestamp":1389115126000},"page":"1-3","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["A new perspective on processing-in-memory architecture design"],"prefix":"10.1145","author":[{"given":"Dong Ping","family":"Zhang","sequence":"first","affiliation":[{"name":"Research Group, AMD, California"}]},{"given":"Nuwan","family":"Jayasena","sequence":"additional","affiliation":[{"name":"Research Group, AMD, California"}]},{"given":"Alexander","family":"Lyashevsky","sequence":"additional","affiliation":[{"name":"Research Group, AMD, California"}]},{"given":"Joseph","family":"Greathouse","sequence":"additional","affiliation":[{"name":"Research Group, AMD, California"}]},{"given":"Mitesh","family":"Meswani","sequence":"additional","affiliation":[{"name":"Research Group, AMD, California"}]},{"given":"Mark","family":"Nutter","sequence":"additional","affiliation":[{"name":"Research Group, AMD, California"}]},{"given":"Mike","family":"Ignatowski","sequence":"additional","affiliation":[{"name":"Research Group, AMD, California"}]}],"member":"320","published-online":{"date-parts":[[2013,6,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"volume-title":"International Symposium on HPCA","year":"2001","author":"Lee J.","key":"e_1_3_2_1_2_1"},{"volume-title":"Cache-Based Machines. IPDPS","year":"2002","author":"Gaeke B. R.","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279387"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/846215.846721"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378607"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/CISIS.2007.49"}],"event":{"name":"PLDI '13: ACM SIGPLAN Conference on Programming Language Design and Implementation","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"Seattle Washington","acronym":"PLDI '13"},"container-title":["Proceedings of the ACM SIGPLAN Workshop on Memory Systems Performance and Correctness"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2492408.2492418","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T18:51:57Z","timestamp":1673463117000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2492408.2492418"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,16]]},"references-count":10,"alternative-id":["10.1145\/2492408.2492418","10.1145\/2492408"],"URL":"https:\/\/doi.org\/10.1145\/2492408.2492418","relation":{},"subject":[],"published":{"date-parts":[[2013,6,16]]},"assertion":[{"value":"2013-06-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}