{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T19:22:30Z","timestamp":1730316150246,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380445.2380467","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T08:20:46Z","timestamp":1349770846000},"page":"103-112","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A distributed interleaving scheme for efficient access to WideIO DRAM memory"],"prefix":"10.1145","author":[{"given":"Ciprian","family":"Seiculescu","sequence":"first","affiliation":[{"name":"ECOLE POLYTECHNIQUE FEDERALE DE LAUSANNE, Lausanne, Switzerland"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"ECOLE POLYTECHNIQUE FEDERALE DE LAUSANNE, Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024774"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763068"},{"key":"e_1_3_2_1_4_1","first-page":"496","volume-title":"Proc. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC)","author":"KIM J.-S.","year":"2011","unstructured":"KIM , J.-S. , OH , C. S. , LEE , H. , LEE , D. , HWANG , H.-R. , HWANG , S. , NA , B. , MOON , J. , KIM , J.-G. , PARK , H. , RYU , J.-W. , PARK , K. , KANG , S.-K. , KIM , S.-Y. , KIM , H. , BANG , J.-M. , CHO , H. , JANG , M. , HAN , C. , LEE , J.-B. , KYUNG , K. , CHOI , J.-S. , AND JUN , Y.-H. A 1.2v 12.8gb\/s 2gb mobile wide-i\/o dram with 4x128 i\/os using tsv-based stacking . In Proc. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC) ( 2011 ), pp. 496 -- 498 . KIM, J.-S., OH, C. S., LEE, H., LEE, D., HWANG, H.-R., HWANG, S., NA, B., MOON, J., KIM, J.-G., PARK, H., RYU, J.-W., PARK, K., KANG, S.-K., KIM, S.-Y., KIM, H., BANG, J.-M., CHO, H., JANG, M., HAN, C., LEE, J.-B., KYUNG, K., CHOI, J.-S., AND JUN, Y.-H. A 1.2v 12.8gb\/s 2gb mobile wide-i\/o dram with 4x128 i\/os using tsv-based stacking. In Proc. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC) (2011), pp. 496--498."},{"key":"e_1_3_2_1_5_1","volume-title":"Networks on Chips: Technology and Tools","author":"DE MICHELI G.","year":"2006","unstructured":"DE MICHELI , G. , AND BENINI , L. Networks on Chips: Technology and Tools ; electronic version. Elsevier , Burlington, MA , 2006 . DE MICHELI, G., AND BENINI, L. Networks on Chips: Technology and Tools; electronic version. Elsevier, Burlington, MA, 2006."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837352"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188540"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.846412"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299052"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_13_1","first-page":"38","volume":"34","author":"DUTOIT D.","year":"2010","unstructured":"DUTOIT , D. , AND JERRAYA , A. 3D integration opportunities for memory interconnect in mobile computing architectures. Future Fab CEA-Leti MINATEC Issue 34 ( 2010 ), pp. 38 -- 45 . DUTOIT, D., AND JERRAYA, A. 3D integration opportunities for memory interconnect in mobile computing architectures. Future Fab CEA-Leti MINATEC Issue 34 (2010), pp. 38--45.","journal-title":"Future Fab CEA-Leti MINATEC Issue"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810274"},{"key":"e_1_3_2_1_15_1","first-page":"923","volume-title":"Proc. DATE '09. Design, Automation & Test in Europe Conf. & Exhibition","author":"FACCHINI M.","year":"2009","unstructured":"FACCHINI , M. , CARLSON , T. , VIGNON , A. , PALKOVIC , M. , CATTHOOR , F. , DEHAENE , W. , BENINI , L. , AND MARCHAL , P. System-level power\/performance evaluation of 3d stacked drams for mobile applications . In Proc. DATE '09. Design, Automation & Test in Europe Conf. & Exhibition ( 2009 ), pp. 923 -- 928 . FACCHINI, M., CARLSON, T., VIGNON, A., PALKOVIC, M., CATTHOOR, F., DEHAENE, W., BENINI, L., AND MARCHAL, P. System-level power\/performance evaluation of 3d stacked drams for mobile applications. In Proc. DATE '09. Design, Automation & Test in Europe Conf. & Exhibition (2009), pp. 923--928."},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"Proc. IEEE 16th Int High Performance Computer Architecture (HPCA) Symp (2010)","author":"WOO D. H.","unstructured":"WOO , D. H. , SEONG , N. H. , LEWIS , D. L. , AND LEE , H.-H. S. An optimized 3d-stacked memory architecture by exploiting excessive, high-density tsv bandwidth . In Proc. IEEE 16th Int High Performance Computer Architecture (HPCA) Symp (2010) , pp. 1 -- 12 . WOO, D. H., SEONG, N. H., LEWIS, D. L., AND LEE, H.-H. S. An optimized 3d-stacked memory architecture by exploiting excessive, high-density tsv bandwidth. In Proc. IEEE 16th Int High Performance Computer Architecture (HPCA) Symp (2010), pp. 1--12."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1870952"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.105"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039374"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874850"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061251"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630118"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.8"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.36"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.40"},{"key":"e_1_3_2_1_28_1","first-page":"47","volume-title":"Proc. IEEE Asian Solid-State Circuits Conf. ASSCC '07","author":"KIM D.","year":"2007","unstructured":"KIM , D. , KIM , K. , KIM , J.-Y. , LEE , S. , AND YOO , H.-J. Implementation of Memory-Centric NoC for 81.6 GOPS object recognition processor . In Proc. IEEE Asian Solid-State Circuits Conf. ASSCC '07 ( 2007 ), pp. 47 -- 50 . KIM, D., KIM, K., KIM, J.-Y., LEE, S., AND YOO, H.-J. Implementation of Memory-Centric NoC for 81.6 GOPS object recognition processor. In Proc. IEEE Asian Solid-State Circuits Conf. ASSCC '07 (2007), pp. 47--50."},{"key":"e_1_3_2_1_29_1","volume-title":"http:\/\/www.arteris.com\/pr_22_oct_08","author":"ARTERIS.","year":"2008","unstructured":"ARTERIS. http:\/\/www.arteris.com\/pr_22_oct_08 , 2008 . ARTERIS. http:\/\/www.arteris.com\/pr_22_oct_08, 2008."},{"key":"e_1_3_2_1_30_1","volume-title":"Sonics","author":"CASINI P.","year":"2008","unstructured":"CASINI , P. SoC Architecture to Multichannel Memory Management Using Sonics IMT. Tech. rep ., Sonics , Inc ., 2008 . CASINI, P. SoC Architecture to Multichannel Memory Management Using Sonics IMT. Tech. rep., Sonics, Inc., 2008."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2006.1709682"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763145"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.1"}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380445.2380467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,24]],"date-time":"2023-04-24T15:51:02Z","timestamp":1682351462000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380467"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":33,"alternative-id":["10.1145\/2380445.2380467","10.1145\/2380445"],"URL":"https:\/\/doi.org\/10.1145\/2380445.2380467","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}