{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:22:34Z","timestamp":1725672154712},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,9,19]]},"DOI":"10.1145\/2370816.2370828","type":"proceedings-article","created":{"date-parts":[[2012,9,25]],"date-time":"2012-09-25T23:48:43Z","timestamp":1348616923000},"page":"65-74","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["PEPON"],"prefix":"10.1145","author":[{"given":"Akbar","family":"Sharifi","sequence":"first","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]},{"given":"Asit K.","family":"Mishra","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]},{"given":"Shekhar","family":"Srikantaiah","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]},{"given":"Mahmut","family":"Kandemir","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]},{"given":"Chita R.","family":"Das","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,9,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"http:\/\/www.spec.org\/cpu2006\/. http:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360153"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344181"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.42"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771813"},{"volume-title":"PACT'02","author":"Dropsho S.","key":"e_1_3_2_1_8_1","unstructured":"S. Dropsho , Integrating adaptive on-chip storage structures for reduced dynamic power . In PACT'02 . S. Dropsho, et al. Integrating adaptive on-chip storage structures for reduced dynamic power. In PACT'02."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","DOI":"10.1002\/047166880X","volume-title":"Feedback Control of Computing Systems","author":"Hellerstein J. L.","year":"2004","unstructured":"J. L. Hellerstein , Feedback Control of Computing Systems . 2004 . J. L. Hellerstein, et al. Feedback Control of Computing Systems. 2004."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.77"},{"volume-title":"ISSCC'10","author":"Howard J.","key":"e_1_3_2_1_12_1","unstructured":"J. Howard , A 48-Core IA-32 Message-passing processor with DVFS in 45nm CMOS . In ISSCC'10 . J. Howard, et al. A 48-Core IA-32 Message-passing processor with DVFS in 45nm CMOS. In ISSCC'10."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"volume-title":"ICCAD'01","author":"Jha N. K.","key":"e_1_3_2_1_14_1","unstructured":"N. K. Jha . Low power system scheduling and synthesis . In ICCAD'01 . N. K. Jha. Low power system scheduling and synthesis. In ICCAD'01."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077637"},{"volume-title":"ISSCC'02","author":"Kim J.","key":"e_1_3_2_1_16_1","unstructured":"J. Kim and M. Horowitz . Adaptive supply serial links with sub-1v operation and per-pin clock recovery . In ISSCC'02 . J. Kim and M. Horowitz. Adaptive supply serial links with sub-1v operation and per-pin clock recovery. In ISSCC'02."},{"key":"e_1_3_2_1_17_1","volume-title":"Computer Networking: A Top-Down Approach Featuring the Internet","author":"Kurose J. F.","year":"2003","unstructured":"J. F. Kurose and K. W. Ross . Computer Networking: A Top-Down Approach Featuring the Internet . Addison Wesley , 2003 . J. F. Kurose and K. W. Ross. Computer Networking: A Top-Down Approach Featuring the Internet. Addison Wesley, 2003."},{"volume-title":"HPCA'06","author":"Li J.","key":"e_1_3_2_1_18_1","unstructured":"J. Li and J. F. Mart\u00ednez . Dynamic power-performance adaptation of parallel computation on chip multiprocessors . In HPCA'06 . J. Li and J. F. Mart\u00ednez. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In HPCA'06."},{"volume-title":"ATC'11","author":"Lim S.-H.","key":"e_1_3_2_1_19_1","unstructured":"S.-H. Lim , , and scheduling of jobs in virtualized environment . In ATC'11 . S.-H. Lim, et al. Migration, assignment, and scheduling of jobs in virtualized environment. In ATC'11."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000117"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454141"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.23"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.15"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.70756"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278509"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283791"},{"volume-title":"MICRO'02","author":"Wang H.","key":"e_1_3_2_1_30_1","unstructured":"H. Wang , : A power-performance simulator for interconnection networks . In MICRO'02 . H. Wang, et al. Orion: A power-performance simulator for interconnection networks. In MICRO'02."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.34"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555794"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1037947.1024423"}],"event":{"name":"PACT '12: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Minneapolis Minnesota USA","acronym":"PACT '12"},"container-title":["Proceedings of the 21st international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2370816.2370828","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T14:29:47Z","timestamp":1673447387000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370828"}},"subtitle":["performance-aware hierarchical power budgeting for NoC based multicores"],"short-title":[],"issued":{"date-parts":[[2012,9,19]]},"references-count":32,"alternative-id":["10.1145\/2370816.2370828","10.1145\/2370816"],"URL":"https:\/\/doi.org\/10.1145\/2370816.2370828","relation":{},"subject":[],"published":{"date-parts":[[2012,9,19]]},"assertion":[{"value":"2012-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}