乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T01:38:41Z","timestamp":1725759521674},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[1996,5]]},"DOI":"10.1145\/232973.232982","type":"proceedings-article","created":{"date-parts":[[2003,11,25]],"date-time":"2003-11-25T18:11:39Z","timestamp":1069783899000},"page":"67-77","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":48,"title":["Evaluation of design alternatives for a multiprocessor microprocessor"],"prefix":"10.1145","author":[{"given":"Basem A.","family":"Nayfeh","sequence":"first","affiliation":[{"name":"Computer Systems Laboratory, Stanford University, Stanford, CA"}]},{"given":"Lance","family":"Hammond","sequence":"additional","affiliation":[{"name":"Computer Systems Laboratory, Stanford University, Stanford, CA"}]},{"given":"Kunle","family":"Olukotun","sequence":"additional","affiliation":[{"name":"Computer Systems Laboratory, Stanford University, Stanford, CA"}]}],"member":"320","published-online":{"date-parts":[[1996,5]]},"reference":[{"key":"e_1_3_2_1_1_2","volume-title":"San Francisco","author":"Amarasinghe S.P.","year":"1995","unstructured":"S.P. Amarasinghe , J. M. Anderson , M. S. Lam , and C.-W. Tseng , \"An overview of the SUIF compiler for scalable parallel machines,\" Proceedings of the Seventh SIAM Conference on Parallel Processing for Scientific Compiler , San Francisco , 1995 . S.P. Amarasinghe, J. M. Anderson, M. S. Lam, and C.-W. Tseng, \"An overview of the SUIF compiler for scalable parallel machines,\" Proceedings of the Seventh SIAM Conference on Parallel Processing for Scientific Compiler, San Francisco, 1995."},{"key":"e_1_3_2_1_2_2","unstructured":"S. Amarasinghe et.al. \"Hot compilers for future hot chips \" presented at Hot Chips VII Stanford CA 1995. S. Amarasinghe et.al. \"Hot compilers for future hot chips \" presented at Hot Chips VII Stanford CA 1995."},{"key":"e_1_3_2_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/6513.6514"},{"key":"e_1_3_2_1_4_2","volume-title":"Computer Systems Laboratory","author":"Bennett J.","year":"1995","unstructured":"J. Bennett and M. Fly-an , \" Performance factors for superscalar processors,\" Technical report CSL-TR-95-661 , Computer Systems Laboratory , Stanford University , February 1995 . J. Bennett and M. Fly-an, \"Performance factors for superscalar processors,\" Technical report CSL-TR-95-661, Computer Systems Laboratory, Stanford University, February 1995."},{"key":"e_1_3_2_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192017"},{"key":"e_1_3_2_1_6_2","volume-title":"Digital Equipment Corporation","author":"Hardware Reference Manual A","year":"1994","unstructured":"DECchip 21064 A Hardware Reference Manual , Digital Equipment Corporation , Maynard, Massachusetts, 1994 . DECchip 21064A Hardware Reference Manual, Digital Equipment Corporation, Maynard, Massachusetts, 1994."},{"key":"e_1_3_2_1_7_2","doi-asserted-by":"publisher","DOI":"10.5555\/211554.211568"},{"key":"e_1_3_2_1_8_2","volume-title":"N. P. Carter, A. Chang, Y. Gurevich, and W. S. Lee, \"The M-Machine multicomputer,\" Proc. 28th Annual IEEE\/A CM International Symp. on Microarchitecture","author":"FiUo M.","year":"1995","unstructured":"M. FiUo , S. W. Keckler , W. j. Dally , N. P. Carter, A. Chang, Y. Gurevich, and W. S. Lee, \"The M-Machine multicomputer,\" Proc. 28th Annual IEEE\/A CM International Symp. on Microarchitecture , December 1995 . M. FiUo, S. W. Keckler, W. j. Dally, N. P. Carter, A. Chang, Y. Gurevich, and W. S. Lee, \"The M-Machine multicomputer,\" Proc. 28th Annual IEEE\/A CM International Symp. on Microarchitecture, December 1995."},{"key":"e_1_3_2_1_9_2","first-page":"1.1.1","volume-title":"CA","author":"Galles M.","year":"1993","unstructured":"M. Galles , \"The Challenge Interconnect : Design of a 1.2 GB\/ s coherent mulfiprocessor bus,\" in Hot Interconnects, Stanford , CA , pp. 1.1.1 - 1.1.7 , 1993 M. Galles, \"The Challenge Interconnect: Design of a 1.2 GB\/ s coherent mulfiprocessor bus,\" in Hot Interconnects, Stanford, CA, pp. 1.1.1-1.1.7, 1993"},{"key":"e_1_3_2_1_10_2","volume-title":"Third Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Goodman J.","year":"1989","unstructured":"J. Goodman , \"Cache Memories and Mulfiprocessors-- Tutorial Notes,\" in Third Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS) , Boston, MA , 1989 . J. Goodman, \"Cache Memories and Mulfiprocessors-- Tutorial Notes,\" in Third Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), Boston, MA, 1989."},{"key":"e_1_3_2_1_11_2","volume-title":"Computer Architecture A Quantitative Approach","author":"Hennessy J.L.","year":"1996","unstructured":"J.L. Hennessy and D. A. Patterson , Computer Architecture A Quantitative Approach , 2 nd ed, Morgan Kaufman Publishers, Inc. , San Mateo , California, 1996 . J.L. Hennessy and D. A. Patterson, Computer Architecture A Quantitative Approach, 2nd ed, Morgan Kaufman Publishers, Inc., San Mateo, California, 1996.","edition":"2"},{"key":"e_1_3_2_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/218327.218331"},{"key":"e_1_3_2_1_13_2","first-page":"81","volume-title":"Proc. 8th Annual Int. Symp. Computer Arehitocturo","author":"Kroft D.","year":"1981","unstructured":"D. Kroft , \"Loekup-free instruction fetch\/prefetch cache organization,\" in Proc. 8th Annual Int. Symp. Computer Arehitocturo , pp. 81 - 87 , 1981 . D. Kroft, \"Loekup-free instruction fetch\/prefetch cache organization,\" in Proc. 8th Annual Int. Symp. Computer Arehitocturo, pp. 81-87, 1981."},{"key":"e_1_3_2_1_14_2","unstructured":"J. McDonald and D. Baganoff \"Vectorization of a particle simulation method for hypersonic rarefied flow \" AIAA Thermodynamics Plasma dynamics and Lasers J. McDonald and D. Baganoff \"Vectorization of a particle simulation method for hypersonic rarefied flow \" AIAA Thermodynamics Plasma dynamics and Lasers"},{"key":"e_1_3_2_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192026"},{"key":"e_1_3_2_1_16_2","volume-title":"The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory Mulfiprocessors\",Proceedings of the Second Annual Symposium on High-Performance Computer Architecture","author":"Nayfeh B.A.","year":"1996","unstructured":"B.A. Nayfeh , K. Olukotun and J. P. Singh , \" The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory Mulfiprocessors\",Proceedings of the Second Annual Symposium on High-Performance Computer Architecture , San Jose, CA . February 1996 . B.A. Nayfeh, K. Olukotun and J. P. Singh, \"The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory Mulfiprocessors\",Proceedings of the Second Annual Symposium on High-Performance Computer Architecture, San Jose, CA. February 1996."},{"key":"e_1_3_2_1_18_2","unstructured":"J. Ousterhout \"Why aren't operating systems getting faster as fast as hardware? \" Summer 1990 USENIX Conference pp. 247-256 June 1990. J. Ousterhout \"Why aren't operating systems getting faster as fast as hardware? \" Summer 1990 USENIX Conference pp. 247-256 June 1990."},{"key":"e_1_3_2_1_19_2","volume-title":"Silicon Graphics International.","author":"Users Manual 0","year":"1995","unstructured":"R1000 0 Users Manual , version 1.0 , Silicon Graphics International. 1995 . R10000 Users Manual, version 1.0, Silicon Graphics International. 1995."},{"volume-title":"The SimOS approach,\" IEEE Parallel and Distributed Technology","author":"Rosenblum M.","key":"e_1_3_2_1_20_2","unstructured":"M. Rosenblum , S. Herrod , E. Witchel , and A. Gupta , \" The SimOS approach,\" IEEE Parallel and Distributed Technology , vol. 4 , no. 3, 1995. M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta, \"The SimOS approach,\" IEEE Parallel and Distributed Technology, vol. 4, no. 3, 1995."},{"key":"e_1_3_2_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224078"},{"key":"e_1_3_2_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/130823.130824"},{"key":"e_1_3_2_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_2_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"},{"key":"e_1_3_2_1_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/233013.233025"},{"key":"e_1_3_2_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_27_2","unstructured":"SPEC \"SPEC Benchmark Suite Release 2.0 \" System Performance Evaluation Cooperative 1992. SPEC \"SPEC Benchmark Suite Release 2.0 \" System Performance Evaluation Cooperative 1992."}],"event":{"name":"ISCA96: International Conference on Computer Architecture","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\TCCA TC on Computer Arhitecture"],"location":"Philadelphia Pennsylvania USA","acronym":"ISCA96"},"container-title":["Proceedings of the 23rd annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/232973.232982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T20:59:27Z","timestamp":1693861167000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/232973.232982"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,5]]},"references-count":26,"alternative-id":["10.1145\/232973.232982","10.1145\/232973"],"URL":"https:\/\/doi.org\/10.1145\/232973.232982","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/232974.232982","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[1996,5]]},"assertion":[{"value":"1996-05-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}