乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T18:10:16Z","timestamp":1743358216393,"version":"3.40.3"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8750-10-2-0253"],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000105","name":"Office of Cyberinfrastructure","doi-asserted-by":"publisher","award":["OCI-1047879"],"id":[{"id":"10.13039\/100000105","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,3,31]]},"DOI":"10.1145\/2259016.2259035","type":"proceedings-article","created":{"date-parts":[[2012,6,11]],"date-time":"2012-06-11T13:03:31Z","timestamp":1339419811000},"page":"145-154","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Runtime asynchronous fault tolerance via speculation"],"prefix":"10.1145","author":[{"given":"Yun","family":"Zhang","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, New Jersey"}]},{"given":"Soumyadeep","family":"Ghosh","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, New Jersey"}]},{"given":"Jialu","family":"Huang","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, New Jersey"}]},{"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[{"name":"SungKyunKwan University, Suwon, Korea"}]},{"given":"Scott A.","family":"Mahlke","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, Michigan"}]},{"given":"David I.","family":"August","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, New Jersey"}]}],"member":"320","published-online":{"date-parts":[[2012,3,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738391"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234286"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"key":"e_1_3_2_1_4_1","volume-title":"IEEE 2002 Reliability Physics Tutorial Notes","author":"Baumann R. C.","year":"2002","unstructured":"R. C. Baumann . Soft errors in commercial semiconductor technology: Overview and scaling trends . In IEEE 2002 Reliability Physics Tutorial Notes , Reliability Fundamentals , April 2002 . R. C. Baumann. Soft errors in commercial semiconductor technology: Overview and scaling trends. In IEEE 2002 Reliability Physics Tutorial Notes, Reliability Fundamentals, April 2002."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1134000"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.24"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.44387"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 5th Silicon Erros in Logic - System Effects","author":"Bronevetsky G.","year":"2009","unstructured":"G. Bronevetsky , B. R. de Supinski , and M. Schulz . A foundation for the accurate predication of the soft error vulnerability of scientific applications . In Proceedings of the 5th Silicon Erros in Logic - System Effects , 2009 . G. Bronevetsky, B. R. de Supinski, and M. Schulz. A foundation for the accurate predication of the soft error vulnerability of scientific applications. In Proceedings of the 5th Silicon Erros in Logic - System Effects, 2009."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/645434.652641"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the 29th international Symposium on Fault-Tolerant Computing","author":"Daniel E.","year":"1999","unstructured":"E. Daniel and G. S. Choi . Tmr for off-the-shelf unix systems . In Proceedings of the 29th international Symposium on Fault-Tolerant Computing , 1999 . E. Daniel and G. S. Choi. Tmr for off-the-shelf unix systems. In Proceedings of the 29th international Symposium on Fault-Tolerant Computing, 1999."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736063"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1740954.1741151"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325147"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738557"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.364536"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736031"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. of the Fourth Workshop on Silicon Errors in Logic - System Effects","author":"Li M.","year":"2008","unstructured":"M. Li , P. Ramach , S. K. Sahoo , S. V. Adve , V. S. Adve , and Y, Zhou, Swat : An error resilient system . In Proc. of the Fourth Workshop on Silicon Errors in Logic - System Effects , 2008 . M. Li, P. Ramach, S. K. Sahoo, S. V. Adve, V. S. Adve, and Y, Zhou, Swat: An error resilient system. In Proc. of the Fourth Workshop on Silicon Errors in Logic - System Effects, 2008."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.855685"},{"key":"e_1_3_2_1_19_1","unstructured":"S. S. Mukherjee M. Kontz and S. K. Reinhardt. Detailed design and evaluation of redundant multithreading alternatives. SIGARCH Computer Architecture News. S. S. Mukherjee M. Kontz and S. K. Reinhardt. Detailed design and evaluation of redundant multithreading alternatives. SIGARCH Computer Architecture News ."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250736"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0041"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736030"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339652"},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the 2nd Workshop on Architectural Reliability","author":"Reis G. A.","year":"2006","unstructured":"G. A. Reis , J. Chang , D. I. August , R. Cohn , and S. S. Mukherjee . Configurable transient fault delection via dynamic binary translation . In Proceedings of the 2nd Workshop on Architectural Reliability , 2006 . G. A. Reis, J. Chang, D. I. August, R. Cohn, and S. S. Mukherjee. Configurable transient fault delection via dynamic binary translation. In Proceedings of the 2nd Workshop on Architectural Reliability, 2006."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.21"},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the 29th Annual International Symposium on Fault-Tolerant Computing","author":"Rotenberg E.","year":"1999","unstructured":"E. Rotenberg . AR-SMT : A microarchitectural approach to fault tolerance in microprocessors . In Proceedings of the 29th Annual International Symposium on Fault-Tolerant Computing , 1999 . E. Rotenberg. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In Proceedings of the 29th Annual International Symposium on Fault-Tolerant Computing, 1999."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669129"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","DOI":"10.1002\/0471728527","volume-title":"How It Fails","author":"Segura J.","year":"2004","unstructured":"J. Segura and C. F. Hawkins . CMOS Electronics: How It Works , How It Fails . Wiley-IEEE Press , April 2004 . J. Segura and C. F. Hawkins. CMOS Electronics: How It Works, How It Fails. Wiley-IEEE Press, April 2004."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.98"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00446-008-0073-1"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545226"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1160074.1159809"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.7"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/1323276.1323278"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/647882.738066"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006723"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.1996.495891"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854289"}],"event":{"name":"CGO '12: Annual IEEE\/ACM International Symposium on Code Generation and Optimization","sponsor":["IEEE CS uArch","SIGPLAN ACM Special Interest Group on Programming Languages","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"San Jose California","acronym":"CGO '12"},"container-title":["Proceedings of the Tenth International Symposium on Code Generation and Optimization"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2259016.2259035","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T17:50:55Z","timestamp":1743357055000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2259016.2259035"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3,31]]},"references-count":41,"alternative-id":["10.1145\/2259016.2259035","10.1145\/2259016"],"URL":"https:\/\/doi.org\/10.1145\/2259016.2259035","relation":{},"subject":[],"published":{"date-parts":[[2012,3,31]]},"assertion":[{"value":"2012-03-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}