{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:47:10Z","timestamp":1725666430679},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206846","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T14:47:53Z","timestamp":1336402073000},"page":"267-270","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["SRAM leakage in CMOS, FinFET and CNTFET technologies"],"prefix":"10.1145","author":[{"given":"Zhe","family":"Zhang","sequence":"first","affiliation":[{"name":"Washington State University, Pullman, WA, USA"}]},{"given":"Michael A.","family":"Turi","sequence":"additional","affiliation":[{"name":"Washington State University, Pullman, WA, USA"}]},{"given":"Jos\u00e9 G.","family":"Delgado-Frias","sequence":"additional","affiliation":[{"name":"Washington State University, Pullman, WA, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"4","volume-title":"Conf. on Solid-State and IC Technology","author":"Chen T-C","year":"2006","unstructured":"T-C Chen , \"Overcoming Research Challenges for CMOS Scaling : Industry Directions,\" Int . Conf. on Solid-State and IC Technology , pp. 4 -- 7 , Oct. 2006 . T-C Chen, \"Overcoming Research Challenges for CMOS Scaling: Industry Directions,\" Int. Conf. on Solid-State and IC Technology, pp. 4--7, Oct. 2006."},{"key":"e_1_3_2_1_2_1","unstructured":"Int. Technology Roadmap for Semiconductors www.itrs.net. Int. Technology Roadmap for Semiconductors www.itrs.net."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.76"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1444454.1445928"},{"key":"e_1_3_2_1_5_1","first-page":"207","volume-title":"Conf. Computer-Aided Design","author":"King T.","year":"2005","unstructured":"T. King . \"FinFETs for nanoscale CMOS digital integrated circuits,\" Int . Conf. Computer-Aided Design , pp. 207 -- 210 , Nov. 2005 . T. King. \"FinFETs for nanoscale CMOS digital integrated circuits,\" Int. Conf. Computer-Aided Design, pp. 207--210, Nov. 2005."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"e_1_3_2_1_7_1","first-page":"103","volume-title":"23rd Int. Conf. on Microelectronics","author":"Wong P. H-S.","year":"2002","unstructured":"P. H-S. Wong , \"Field Effect Transistors-from Silicon MOSFETs to Carbon Nanotube FETs,\" 23rd Int. Conf. on Microelectronics , pp. 103 -- 107 , May 2002 . P. H-S. Wong, \"Field Effect Transistors-from Silicon MOSFETs to Carbon Nanotube FETs,\" 23rd Int. Conf. on Microelectronics, pp. 103--107, May 2002."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.901882"},{"key":"e_1_3_2_1_9_1","first-page":"176","volume-title":"IEEE Int. SoC Design Conf. (ISOCC)","author":"Kim Y. B.","year":"2008","unstructured":"Y. B. Kim A Low Power 8 T SRAM Cell Design Technique for CNTFET,\" IEEE Int. SoC Design Conf. (ISOCC) , pp. 176 -- 179 , Nov. 2008 . Y. B. Kim et al., \"A Low Power 8T SRAM Cell Design Technique for CNTFET,\" IEEE Int. SoC Design Conf. (ISOCC), pp. 176--179, Nov. 2008."},{"key":"e_1_3_2_1_10_1","unstructured":"Berkeley Predictive Tech. Model: www.eas.asu.edu\/~ptm\/. Berkeley Predictive Tech. Model: www.eas.asu.edu\/~ptm\/."},{"key":"e_1_3_2_1_11_1","first-page":"674","volume-title":"Conf. (Workshop on Compact Modeling)","author":"Fossum J. G.","year":"2006","unstructured":"J. G. Fossum upgrades and applications of UFDG,\" 2006 NSTI Nanotech . Conf. (Workshop on Compact Modeling) , pp. 674 -- 679 , May 2006 . J. G. Fossum et al., \"Recent upgrades and applications of UFDG,\" 2006 NSTI Nanotech. Conf. (Workshop on Compact Modeling), pp. 674--679, May 2006."},{"key":"e_1_3_2_1_12_1","volume-title":"Midwest Symp. Circuits Syst.","author":"Turi M. A.","year":"2011","unstructured":"M. A. Turi and J. G. Delgado-Frias , \" Performance-power tradeoffs of 8T FinFET SRAM cells,\" 54th IEEE Int . Midwest Symp. Circuits Syst. , Aug. 2011 . M. A. Turi and J. G. Delgado-Frias, \"Performance-power tradeoffs of 8T FinFET SRAM cells,\" 54th IEEE Int. Midwest Symp. Circuits Syst., Aug. 2011."},{"key":"e_1_3_2_1_13_1","unstructured":"CNTFET Models. http:\/\/nano.stanford.edu\/models.php CNTFET Models. http:\/\/nano.stanford.edu\/models.php"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206846","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T00:51:28Z","timestamp":1672966288000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206846"}},"subtitle":["leakage in 8t and 6t sram cells"],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":13,"alternative-id":["10.1145\/2206781.2206846","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206846","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}