{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T19:05:15Z","timestamp":1730315115128,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973023","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T08:48:54Z","timestamp":1304412534000},"page":"61-66","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Efficient shift-adds design of digit-serial multiple constant multiplications"],"prefix":"10.1145","author":[{"given":"Levent","family":"Aksoy","sequence":"first","affiliation":[{"name":"INESC-ID, Lisboa, Portugal"}]},{"given":"Cristiano","family":"Lazzari","sequence":"additional","affiliation":[{"name":"INESC-ID, Lisboa, Portugal"}]},{"given":"Eduardo","family":"Costa","sequence":"additional","affiliation":[{"name":"Universidade de Catolica de Pelotas, Pelotas, Brazil"}]},{"given":"Paulo","family":"Flores","sequence":"additional","affiliation":[{"name":"INESC-ID\/IST TU Lisbon, Lisboa, Portugal"}]},{"given":"Jos\u00e9","family":"Monteiro","sequence":"additional","affiliation":[{"name":"INESC-ID\/IST TU Lisbon, Lisboa, Portugal"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923242"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.10.001"},{"key":"e_1_3_2_1_3_1","volume-title":"ISCAS, to appear","author":"Aksoy L.","year":"2011","unstructured":"L. Aksoy , C. Lazzari , E. Costa , P. Flores , and J. Monteiro . Optimization of Area in Digit-Serial Multiple Constant Multiplications at Gate-Level . In ISCAS, to appear , 2011 . L. Aksoy, C. Lazzari, E. Costa, P. Flores, and J. Monteiro. Optimization of Area in Digit-Serial Multiple Constant Multiplications at Gate-Level. In ISCAS, to appear, 2011."},{"key":"e_1_3_2_1_4_1","volume-title":"Some Complexity Issues in Digital Signal Processing","author":"Cappello P.","year":"1984","unstructured":"P. Cappello and K. Steiglitz . Some Complexity Issues in Digital Signal Processing . IEEE Tran. on Acoustics, Speech, and Signal Processing , 32(5):1037--1041, 1984 . P. Cappello and K. Steiglitz. Some Complexity Issues in Digital Signal Processing. IEEE Tran. on Acoustics, Speech, and Signal Processing, 32(5):1037--1041, 1984."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19941191"},{"issue":"9","key":"e_1_3_2_1_6_1","first-page":"569","volume":"42","author":"Dempster A.","year":"1995","unstructured":"A. Dempster and M. Macleod . Use of Minimum-Adder Multiplier Blocks in FIR Digital Filters. IEEE TCAS II , 42 ( 9 ): 569 -- 577 , 1995 . A. Dempster and M. Macleod. Use of Minimum-Adder Multiplier Blocks in FIR Digital Filters. IEEE TCAS II, 42(9):569--577, 1995.","journal-title":"IEEE TCAS II"},{"key":"e_1_3_2_1_7_1","volume-title":"Morgan Kaufmann","author":"Ercegovac M.","year":"2003","unstructured":"M. Ercegovac and T. Lang . Digital Arithmetic . Morgan Kaufmann , 2003 . M. Ercegovac and T. Lang. Digital Arithmetic. Morgan Kaufmann, 2003."},{"issue":"6","key":"e_1_3_2_1_8_1","first-page":"707","volume":"37","author":"Hartley R.","year":"1990","unstructured":"R. Hartley and P. Corbett . Digit-Serial Processing Techniques. IEEE TCAS II , 37 ( 6 ): 707 -- 719 , 1990 . R. Hartley and P. Corbett. Digit-Serial Processing Techniques. IEEE TCAS II, 37(6):707--719, 1990.","journal-title":"Digit-Serial Processing Techniques. IEEE TCAS II"},{"key":"e_1_3_2_1_9_1","volume-title":"Computer Arithmetic: Algorithms and Hardware Designs","author":"Parhami B.","year":"2000","unstructured":"B. Parhami . Computer Arithmetic: Algorithms and Hardware Designs . Oxford University Press , 2000 . B. Parhami. Computer Arithmetic: Algorithms and Hardware Designs. Oxford University Press, 2000."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MELCON.2004.1346807"},{"issue":"7","key":"e_1_3_2_1_11_1","first-page":"1001","article-title":"Multiple Constant Multiplication for Digit-Serial Implementation of Low Power FIR Filters","volume":"5","author":"Johansson K.","year":"2006","unstructured":"K. Johansson , O. Gustafsson , and L. Wanhammar . Multiple Constant Multiplication for Digit-Serial Implementation of Low Power FIR Filters . WSEAS Tran. on Circuits and Systems , 5 ( 7 ): 1001 -- 1008 , 2006 . K. Johansson, O. Gustafsson, and L.Wanhammar. Multiple Constant Multiplication for Digit-Serial Implementation of Low Power FIR Filters. WSEAS Tran. on Circuits and Systems, 5(7):1001--1008, 2006.","journal-title":"WSEAS Tran. on Circuits and Systems"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.863621"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.486662"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973023","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T22:23:20Z","timestamp":1673130200000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973023"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":14,"alternative-id":["10.1145\/1973009.1973023","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973023","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}