乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:00:45Z","timestamp":1725620445867},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,1,24]]},"DOI":"10.1145\/1944862.1944889","type":"proceedings-article","created":{"date-parts":[[2011,2,22]],"date-time":"2011-02-22T08:07:41Z","timestamp":1298362061000},"page":"177-186","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Cache equalizer"],"prefix":"10.1145","author":[{"given":"Mohammad","family":"Hammoud","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]},{"given":"Sangyeun","family":"Cho","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]},{"given":"Rami G.","family":"Melhem","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]}],"member":"320","published-online":{"date-parts":[[2011,1,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"M. Awasthi K. Sudan R. Balasubramonian J. Carter. \"Dynamic Hardware-Assisted Software-Controlled Page Placement to Manage Capacity Allocation and Sharing within Large Caches \" HPCA Feb. 2009. M. Awasthi K. Sudan R. Balasubramonian J. Carter. \"Dynamic Hardware-Assisted Software-Controlled Page Placement to Manage Capacity Allocation and Sharing within Large Caches \" HPCA Feb. 2009.","DOI":"10.1109\/HPCA.2009.4798260"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.17"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"M. Chaudhuri. \"PageNUCA: Selected Policies for Page-grain Locality Management in Large Shared Chip-multiprocessor Caches \" HPCA Feb. 2009. M. Chaudhuri. \"PageNUCA: Selected Policies for Page-grain Locality Management in Large Shared Chip-multiprocessor Caches \" HPCA Feb. 2009.","DOI":"10.1109\/HPCA.2009.4798258"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378535"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.7"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_26"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_1_13_1","unstructured":"HP Labs. \"http:\/\/www.hpl.hp.com\/research\/cacti\/\" HP Labs. \"http:\/\/www.hpl.hp.com\/research\/cacti\/\""},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.29"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"volume-title":"HiPC","year":"2008","author":"Kandemir M.","key":"e_1_3_2_1_17_1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871571"},{"volume-title":"Morgan and Claypool","year":"2007","author":"Olukotun K.","key":"e_1_3_2_1_21_1"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"M. K. Qureshi. \"Adaptive Spill-Receive for Robust High-Performance Caching in CMPs \" HPCA Feb. 2009. M. K. Qureshi. \"Adaptive Spill-Receive for Robust High-Performance Caching in CMPs \" HPCA Feb. 2009.","DOI":"10.1109\/HPCA.2009.4798236"},{"key":"e_1_3_2_1_23_1","unstructured":"Research at Intel. \"Introducing the 45nm Next-Generation Intel Core#8482; Microarchitecture \" White Paper. Research at Intel. \"Introducing the 45nm Next-Generation Intel Core#8482; Microarchitecture \" White Paper ."},{"key":"e_1_3_2_1_24_1","unstructured":"A. Ros M. E. Acacio and J. M. Garc\u00eda \"Scalable Directory Organization for Tiled CMP Architectures \" ICCAD July 2008. A. Ros M. E. Acacio and J. M. Garc\u00eda \"Scalable Directory Organization for Tiled CMP Architectures \" ICCAD July 2008."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305189"},{"journal-title":"\"POWER5 System Microarchitecture,\" IBM J. Res. & Dev.","year":"2005","author":"Sinharoy B.","key":"e_1_3_2_1_26_1"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346299"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_29_1","unstructured":"Standard Performance Evaluation Corporation. http:\/\/www.specbench.org. Standard Performance Evaluation Corporation. http:\/\/www.specbench.org."},{"key":"e_1_3_2_1_30_1","unstructured":"D. Tam R. Azimi L. Soares and M. Stumm. \"Managing Shared L2 Caches on Multicore Systems in Software \" WIOSCA 2007. D. Tam R. Azimi L. Soares and M. Stumm. \"Managing Shared L2 Caches on Multicore Systems in Software \" WIOSCA 2007."},{"key":"e_1_3_2_1_31_1","unstructured":"N. Topham A. Gonzalez and J. Gonzalez. \"The Design and Performance of a Conflict-Avoiding Cache \" MICRO 1997. N. Topham A. Gonzalez and J. Gonzalez. \"The Design and Performance of a Conflict-Avoiding Cache \" MICRO 1997."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"H. Vandierendonck P. Manet and J.-D. Legat. \"Application-Specific Reconfigurable XOR-Indexing To Eliminate Cache Conflict Misses \" DATE 2006. H. Vandierendonck P. Manet and J.-D. Legat. \"Application-Specific Reconfigurable XOR-Indexing To Eliminate Cache Conflict Misses \" DATE 2006.","DOI":"10.1109\/DATE.2006.243736"},{"key":"e_1_3_2_1_33_1","unstructured":"Virtutech AB. Simics Full System Simulator \"http:\/\/www.simics.com\/\" Virtutech AB. Simics Full System Simulator \"http:\/\/www.simics.com\/\""},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.12"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"}],"event":{"name":"HIPEAC '11: International Conference on High-Performance and Embedded Architectures and Compilers","sponsor":["HiPEAC HiPEAC Network of Excellence","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Heraklion Greece","acronym":"HIPEAC '11"},"container-title":["Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1944862.1944889","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,12]],"date-time":"2023-01-12T20:28:21Z","timestamp":1673555301000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1944862.1944889"}},"subtitle":["a placement mechanism for chip multiprocessor distributed shared caches"],"short-title":[],"issued":{"date-parts":[[2011,1,24]]},"references-count":36,"alternative-id":["10.1145\/1944862.1944889","10.1145\/1944862"],"URL":"https:\/\/doi.org\/10.1145\/1944862.1944889","relation":{},"subject":[],"published":{"date-parts":[[2011,1,24]]},"assertion":[{"value":"2011-01-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}