{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:46:43Z","timestamp":1725623203997},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,8,13]]},"DOI":"10.1145\/1942790.1942792","type":"proceedings-article","created":{"date-parts":[[2011,2,15]],"date-time":"2011-02-15T18:31:03Z","timestamp":1297794663000},"page":"11-16","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Smalltalk debug lives in the matrix"],"prefix":"10.1145","author":[{"given":"Loic","family":"Lagadec","sequence":"first","affiliation":[{"name":"Universit\u00e9 Europ\u00e9enne de Bretagne, France, Brest, France"}]},{"given":"Damien","family":"Picard","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Europ\u00e9enne de Bretagne, France, Brest, France"}]}],"member":"320","published-online":{"date-parts":[[2010,8,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"signaltap embedded logic analyzer megafunction","author":"Datasheet","year":"2001","unstructured":"Datasheet , signaltap embedded logic analyzer megafunction , 2001 . Datasheet, signaltap embedded logic analyzer megafunction, 2001."},{"key":"e_1_3_2_1_2_1","volume-title":"http:\/\/www.morpheus-ist.org\/","author":"Morpheus","year":"2006","unstructured":"Morpheus fp6 integrated project. http:\/\/www.morpheus-ist.org\/ , 2006 . Morpheus fp6 integrated project. http:\/\/www.morpheus-ist.org\/, 2006."},{"key":"e_1_3_2_1_3_1","unstructured":"Reconfigurable communication-centric systems on chip conference panel 2008--2010. Reconfigurable communication-centric systems on chip conference panel 2008--2010."},{"key":"e_1_3_2_1_4_1","volume-title":"Runtime bytecode transformation for smalltalk","author":"Denker M.","year":"2005","unstructured":"M. Denker , S. Ducasse , and ric Tanter. Runtime bytecode transformation for smalltalk , 2005 . M. Denker, S. Ducasse, and ric Tanter. Runtime bytecode transformation for smalltalk, 2005."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1058426.1058867"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"},{"key":"e_1_3_2_1_7_1","volume-title":"KIT Scientific report 7551, isbn: 978-3-86644-515-4","author":"Lagadec L.","year":"2010","unstructured":"L. Lagadec and D. Picard . Teaching reconfigurable processor: the biniou approach . In KIT Scientific report 7551, isbn: 978-3-86644-515-4 , 2010 . L. Lagadec and D. Picard. Teaching reconfigurable processor: the biniou approach. In KIT Scientific report 7551, isbn: 978-3-86644-515-4, 2010."},{"key":"e_1_3_2_1_8_1","volume-title":"Orca series 4 field-programmable gate arrays","author":"Allentown P. Lucent Technologies","year":"2000","unstructured":"P. Lucent Technologies Allentown . Orca series 4 field-programmable gate arrays , 2000 . P. Lucent Technologies Allentown. Orca series 4 field-programmable gate arrays, 2000."},{"key":"e_1_3_2_1_9_1","volume-title":"Synthesis and Optimization of Digital Circuits","author":"Micheli G. D.","year":"1994","unstructured":"G. D. Micheli . Synthesis and Optimization of Digital Circuits . McGraw-Hill , 1994 . G. D. Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, 1994."},{"key":"e_1_3_2_1_10_1","unstructured":"ModelSim. Modelsim. http:\/\/www.model.com\/. ModelSim. Modelsim. http:\/\/www.model.com\/."},{"key":"e_1_3_2_1_11_1","unstructured":"ORBexpress. ORBexpress FPGA Provides CORBA Communications Implemented Directly in Hardware. ORBexpress. ORBexpress FPGA Provides CORBA Communications Implemented Directly in Hardware ."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.74"},{"key":"e_1_3_2_1_13_1","volume-title":"ReCoSoC'08","author":"Picard D.","year":"2008","unstructured":"D. Picard and L. Lagadec . Multi-level simulation of heterogeneous reconfigurable platforms . In ReCoSoC'08 , Barcelona, Spain , 2008 . D. Picard and L. Lagadec. Multi-level simulation of heterogeneous reconfigurable platforms. In ReCoSoC'08, Barcelona, Spain, 2008."},{"volume-title":"Jan.","year":"2008","key":"e_1_3_2_1_14_1","unstructured":"PrismTech. Openfusion corba overview whitepaper , Jan. 2008 . PrismTech. Openfusion corba overview whitepaper, Jan. 2008."},{"key":"e_1_3_2_1_15_1","unstructured":"rcedu. Reconfigurable computing education. http:\/\/helios.informatik.uni-kl.de\/RCeducation\/. rcedu. Reconfigurable computing education. http:\/\/helios.informatik.uni-kl.de\/RCeducation\/."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735935.1735954"},{"key":"e_1_3_2_1_17_1","volume-title":"technologies. Agilent technologies infiivision MSO N5434A FPGA dynamic probe for Altera","author":"A.","year":"2010","unstructured":"A. technologies. Agilent technologies infiivision MSO N5434A FPGA dynamic probe for Altera , 2010 . A. technologies. Agilent technologies infiivision MSO N5434A FPGA dynamic probe for Altera, 2010."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119930"},{"volume-title":"Revolutionary FPGA Real-Time Logic Debug Technology from Xilinx Slashes Verification Times by up to 50%, march","year":"2004","key":"e_1_3_2_1_19_1","unstructured":"Xilinx. Revolutionary FPGA Real-Time Logic Debug Technology from Xilinx Slashes Verification Times by up to 50%, march 2004 . Xilinx. Revolutionary FPGA Real-Time Logic Debug Technology from Xilinx Slashes Verification Times by up to 50%, march 2004."},{"key":"e_1_3_2_1_20_1","first-page":"138","author":"Virtex","year":"2005","unstructured":"Xilinx. Virtex fpga series configuration and readback. Xilinx Application Note , 138 , 2005 . Xilinx. Virtex fpga series configuration and readback. Xilinx Application Note, 138, 2005.","journal-title":"Xilinx Application Note"},{"key":"e_1_3_2_1_21_1","unstructured":"Xilinx. UG029 ChipScope Pro 10.1 Software and Cores User Guide 2008. Xilinx. UG029 ChipScope Pro 10.1 Software and Cores User Guide 2008."}],"event":{"name":"IWST '10: International Workshop on Smalltalk Technologies","sponsor":["ESUG","SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"Barcelona Spain","acronym":"IWST '10"},"container-title":["International Workshop on Smalltalk Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1942790.1942792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T14:28:18Z","timestamp":1673706498000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1942790.1942792"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8,13]]},"references-count":21,"alternative-id":["10.1145\/1942790.1942792","10.1145\/1942790"],"URL":"https:\/\/doi.org\/10.1145\/1942790.1942792","relation":{},"subject":[],"published":{"date-parts":[[2010,8,13]]},"assertion":[{"value":"2010-08-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}