{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T18:59:56Z","timestamp":1730314796460,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785530","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"197-202","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Clock skew reduction by self-compensating manufacturing variability with on-chip sensors"],"prefix":"10.1145","author":[{"given":"Shinya","family":"Abe","sequence":"first","affiliation":[{"name":"Osaka University, Suita, Japan"}]},{"given":"Ken-ichi","family":"Shinkai","sequence":"additional","affiliation":[{"name":"Osaka University, Suita, Japan"}]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[{"name":"Osaka University, Suita, Japan"}]},{"given":"Takao","family":"Onoye","sequence":"additional","affiliation":[{"name":"Osaka University, Suita, Japan"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"volume-title":"N. Sherwani, \"Algorithms for VLSI Physical Design Automation","year":"1999","key":"e_1_3_2_1_1_1","unstructured":"N. Sherwani, \"Algorithms for VLSI Physical Design Automation Third Edition,\" Kluwer Academic Publishers , 1999 . N. Sherwani, \"Algorithms for VLSI Physical Design Automation Third Edition,\" Kluwer Academic Publishers, 1999."},{"key":"e_1_3_2_1_2_1","unstructured":"Qing K. Zhu \"High-Speed Clock Network Design \" Kluwer Academic Publishers Jan. 2003. Qing K. Zhu \"High-Speed Clock Network Design \" Kluwer Academic Publishers Jan. 2003."},{"key":"e_1_3_2_1_3_1","first-page":"412","volume-title":"Proc. ISSCC","author":"Heald R.","year":"2000","unstructured":"R. Heald , Implementation of a 3rd-Generation SPARC V9 64b Microprocessor ,\" in Proc. ISSCC , pp. 412 -- 413 , Feb. 2000 . R. Heald, et al., \"Implementation of a 3rd-Generation SPARC V9 64b Microprocessor,\" in Proc. ISSCC, pp. 412--413, Feb. 2000."},{"key":"e_1_3_2_1_4_1","first-page":"144","volume-title":"ISSCC","author":"Restle Phillip J.","year":"2002","unstructured":"Phillip J. Restle , Craig A. Carter , James P. Eckhardt , Byron L. Krauter , Bradley D. McCredie , Keith A. Jenkins , Alan J. Weger and Anthony V. Mule, \"The Clock Distribution of the Power4 Microprocessor,\" in Proc . ISSCC , pp. 144 -- 145 , Feb. 2002 . Phillip J. Restle, Craig A. Carter, James P. Eckhardt, Byron L. Krauter, Bradley D. McCredie, Keith A. Jenkins, Alan J. Weger and Anthony V. Mule, \"The Clock Distribution of the Power4 Microprocessor,\" in Proc. ISSCC, pp. 144--145, Feb. 2002."},{"key":"e_1_3_2_1_5_1","first-page":"263","volume-title":"ASP--DAC","author":"Mori M.","year":"2004","unstructured":"M. Mori , H. Chen , B. Yao and C. Cheng , \" A Multiple Level Network Approach for Clock Skew Minimization with Process Variations,\" in Proc . ASP--DAC , pp. 263 -- 268 , Jan. 2004 . M. Mori, H. Chen, B. Yao and C. Cheng, \"A Multiple Level Network Approach for Clock Skew Minimization with Process Variations,\" in Proc. ASP--DAC, pp. 263--268, Jan. 2004."},{"issue":"4","key":"e_1_3_2_1_6_1","first-page":"643","volume":"39","author":"Takahashi E.","year":"2004","unstructured":"E. Takahashi , Y. Kasai , M. Murakawa and T. Higuchi , Post-Fabrication Clock-Timing Adjustment Using Genetic Algorithms,\" IEEE JSSC , Vol. 39 , No. 4 , pp. 643 -- 650 , Apr. 2004 . E. Takahashi, Y. Kasai, M. Murakawa and T. Higuchi, Post-Fabrication Clock-Timing Adjustment Using Genetic Algorithms,\" IEEE JSSC, Vol. 39, No. 4, pp. 643--650, Apr. 2004.","journal-title":"Post-Fabrication Clock-Timing Adjustment Using Genetic Algorithms,\" IEEE JSSC"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382649"},{"key":"e_1_3_2_1_8_1","first-page":"520","author":"Abe S.","year":"2008","unstructured":"S. Abe , M. Hashimoto , and T. Onoye , \"Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution,\" in ISQED , pp. 520 -- 525 , 2008 . S. Abe, M. Hashimoto, and T. Onoye, \"Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution,\" in ISQED, pp.520--525, 2008.","journal-title":"\"Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution,\" in ISQED"},{"key":"e_1_3_2_1_9_1","first-page":"2","volume":"92","author":"Hamamoto K.","year":"2009","unstructured":"K. Hamamoto , H. Fuketa , M. Hashimoto , Y. Mitsuyama , and T. Onoye , \"An Experimental Study on Body-Biasing Layout Style Focusing on Area Efficiency and Speed Controllability,\" IEICE Trans. on Electronics , vol. E92 --C, no. 2 , pp.281--285, February 2009 . K. Hamamoto, H. Fuketa, M. Hashimoto, Y. Mitsuyama, and T. Onoye, \"An Experimental Study on Body-Biasing Layout Style Focusing on Area Efficiency and Speed Controllability,\" IEICE Trans. on Electronics, vol.E92--C, no.2, pp.281--285, February 2009.","journal-title":"on Electronics"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1211117"},{"key":"e_1_3_2_1_11_1","unstructured":"OPENCORES.ORG http:\/\/www.opencores.org\/. OPENCORES.ORG http:\/\/www.opencores.org\/."},{"key":"e_1_3_2_1_12_1","unstructured":"TOSHIBA Semiconductor Company http:\/\/www.semicon.toshiba.co.jp\/eng\/product\/micro\/mep\/index.html. TOSHIBA Semiconductor Company http:\/\/www.semicon.toshiba.co.jp\/eng\/product\/micro\/mep\/index.html."},{"key":"e_1_3_2_1_13_1","unstructured":"Synopsys Inc. http:\/\/www.synopsys.com\/Tools\/Verification\/AMSVerification\/CircuitSimulation\/Pages\/NanoSim.aspx. Synopsys Inc. http:\/\/www.synopsys.com\/Tools\/Verification\/AMSVerification\/CircuitSimulation\/Pages\/NanoSim.aspx."},{"key":"e_1_3_2_1_14_1","volume-title":"Workshop on Test Structure Design for Variability Characterization","author":"Wan B.","year":"2008","unstructured":"B. Wan , J. Wang , G. Keskin and L. T. Lileggi , \" Ring Oscillators for Single Process-Parameter Monitoring,\" in Proc . Workshop on Test Structure Design for Variability Characterization , 2008 . B. Wan, J. Wang, G. Keskin and L. T. Lileggi, \"Ring Oscillators for Single Process-Parameter Monitoring,\" in Proc. Workshop on Test Structure Design for Variability Characterization, 2008."},{"key":"e_1_3_2_1_15_1","volume-title":"Response Surface Methodology: Process and Product Optimization Using Designed Experiments","author":"Myers R. H.","year":"2002","unstructured":"R. H. Myers and D. C. Montgomery , \" Response Surface Methodology: Process and Product Optimization Using Designed Experiments , 2 nd Edition,\" Wiley-Interscience , Feb. 2002 . R. H. Myers and D. C. Montgomery, \"Response Surface Methodology: Process and Product Optimization Using Designed Experiments, 2nd Edition,\" Wiley-Interscience, Feb. 2002.","edition":"2"}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Providence Rhode Island USA","acronym":"GLSVLSI '10"},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785530","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T18:18:14Z","timestamp":1673461094000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785530"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":15,"alternative-id":["10.1145\/1785481.1785530","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785530","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}