{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:33:42Z","timestamp":1725618822261},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785491","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"33-38","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["8Gb\/s capacitive low power and high speed 4-PWAM transceiver design"],"prefix":"10.1145","author":[{"given":"Young Bok","family":"Kim","sequence":"first","affiliation":[{"name":"Northeastern University, Boston, MA, USA"}]},{"given":"Yong-Bin","family":"Kim","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA, USA"}]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.760366"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.953478"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"I Ching-Yuan Yang and Yu Lee. \"A 0.18-um CMOS 1-Gb\/s serial link transceiver by using PWM and PAM techniques.\" In International Symposium on Circuits and Systems pages 6158--6161 IEEE May 23--26 2005. I Ching-Yuan Yang and Yu Lee. \"A 0.18-um CMOS 1-Gb\/s serial link transceiver by using PWM and PAM techniques.\" In International Symposium on Circuits and Systems pages 6158--6161 IEEE May 23--26 2005.","DOI":"10.1109\/ISCAS.2005.1464797"},{"key":"e_1_3_2_1_4_1","first-page":"271","article-title":"Efficient on-chip global in interconnects","author":"Ho R.","year":"2003","unstructured":"R. Ho , K. Mai , and M. Horowitz , \" Efficient on-chip global in interconnects \" Symp. VLSI Circuits Dig. Tech. Papers , 2003 , pp. 271 -- 274 . R. Ho, K. Mai, and M. Horowitz, \"Efficient on-chip global in interconnects\" Symp. VLSI Circuits Dig. Tech. Papers, 2003, pp. 271--274.","journal-title":"Symp. VLSI Circuits Dig. Tech. Papers"},{"key":"e_1_3_2_1_5_1","first-page":"412","article-title":"High-speed and low-energy capacitively-driven on-chip wires","author":"Ho R.","year":"2007","unstructured":"R. Ho , T. Ono , F. Liu , R. Hopkins , A. Chow , J. Schauer , and R. Drost , \" High-speed and low-energy capacitively-driven on-chip wires ,\" in IEEE ISSCC Dig. Tech. Papers , 2007 , pp. 412 -- 413 R. Ho, T. Ono, F. Liu, R. Hopkins, A. Chow, J. Schauer, and R. Drost, \"High-speed and low-energy capacitively-driven on-chip wires,\" in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 412--413","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"e_1_3_2_1_6_1","volume-title":"Sep. 28","author":"Drost R.","year":"2004","unstructured":"R. Drost , R. Ho , and T. Ono , \" Method and apparatus for driving on-chip wires through capacitive coupling,\" Patent pending, filed , Sep. 28 , 2004 R. Drost, R. Ho, and T. Ono, \"Method and apparatus for driving on-chip wires through capacitive coupling,\" Patent pending, filed, Sep. 28, 2004"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127922"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077650"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.899077"},{"key":"e_1_3_2_1_11_1","first-page":"152","article-title":"A 51 mW 1.6 GHz on-chip network for low-power heterogeneous SoC platform","author":"Lee K.","year":"2004","unstructured":"K. Lee , S.-J. Lee , S.-E. Kim , H.-M. Choi , D. Kim , S. Kim , M.-W. Lee , and H.-J. Yoo , \" A 51 mW 1.6 GHz on-chip network for low-power heterogeneous SoC platform ,\" in IEEE ISSCC Dig. Tech. Papers , Feb. 2004 , pp. 152 -- 153 K. Lee, S.-J. Lee, S.-E. Kim, H.-M. Choi, D. Kim, S. Kim, M.-W. Lee, and H.-J. Yoo, \"A 51 mW 1.6 GHz on-chip network for low-power heterogeneous SoC platform,\" in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 152--153","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834241"},{"key":"e_1_3_2_1_14_1","first-page":"414","article-title":"A 0.28 pJ\/b 2 Gb\/s\/ch transceiver in 90 nm CMOS for 10 mm on-chip interconnects","author":"Mensink E.","year":"2007","unstructured":"E. Mensink , D. Schinkel , E. Klumperink , E. van Tuijl , and B. Nauta , \" A 0.28 pJ\/b 2 Gb\/s\/ch transceiver in 90 nm CMOS for 10 mm on-chip interconnects ,\" in IEEE ISSCC Dig. Tech. Papers , Feb. 2007 , pp. 414 -- 415 . E. Mensink, D. Schinkel, E. Klumperink, E. van Tuijl, and B. Nauta, \"A 0.28 pJ\/b 2 Gb\/s\/ch transceiver in 90 nm CMOS for 10 mm on-chip interconnects,\" in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 414--415.","journal-title":"IEEE ISSCC Dig. Tech. Papers"}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Providence Rhode Island USA","acronym":"GLSVLSI '10"},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T18:14:52Z","timestamp":1673460892000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785491"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":14,"alternative-id":["10.1145\/1785481.1785491","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785491","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}