{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:49:35Z","timestamp":1725616175593},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,8,19]]},"DOI":"10.1145\/1594233.1594246","type":"proceedings-article","created":{"date-parts":[[2009,8,24]],"date-time":"2009-08-24T14:08:35Z","timestamp":1251122915000},"page":"51-56","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Tuning-friendly body bias clustering for compensating random variability in subthreshold circuits"],"prefix":"10.1145","author":[{"given":"Koichi","family":"Hamamoto","sequence":"first","affiliation":[{"name":"Osaka University, Suita, Japan"}]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[{"name":"Osaka University, Suita, Japan"}]},{"given":"Yukio","family":"Mitsuyama","sequence":"additional","affiliation":[{"name":"Osaka University, Suita, Japan"}]},{"given":"Takao","family":"Onoye","sequence":"additional","affiliation":[{"name":"Osaka University, Suita, Japan"}]}],"member":"320","published-online":{"date-parts":[[2009,8,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.726575"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672143"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.915529"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013277"},{"key":"e_1_3_2_1_6_1","first-page":"266","article-title":"Trade-off Analysis between Timing Error Rate and Power Dissipation for Adaptive Speed Control with Timing Error Prediction","author":"Fuketa H.","year":"2009","unstructured":"H. Fuketa , M. Hashimoto , Y. Mitsuyama and T. Onoye : \" Trade-off Analysis between Timing Error Rate and Power Dissipation for Adaptive Speed Control with Timing Error Prediction ,\" in Proc. ASP-DAC , pp. 266 -- 271 , 2009 . H. Fuketa, M. Hashimoto, Y. Mitsuyama and T. Onoye: \"Trade-off Analysis between Timing Error Rate and Power Dissipation for Adaptive Speed Control with Timing Error Prediction,\" in Proc. ASP-DAC, pp. 266--271, 2009.","journal-title":"Proc. ASP-DAC"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821549"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1960.1097606"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/0165-1765(86)90077-7"},{"key":"e_1_3_2_1_11_1","first-page":"156","volume-title":"Ultra-Low Voltage Circuits and Processor in 180nm to 90nm Technologies with a Swapped-Body Biasing Technique,\" in ISSCC Digest of Technical Papers","author":"Narendra S.","year":"2004","unstructured":"S. Narendra , J. Tschanz , J. Hofsheier , B. Bloechel , S. Vangal , Y. Hoskote , , \" Ultra-Low Voltage Circuits and Processor in 180nm to 90nm Technologies with a Swapped-Body Biasing Technique,\" in ISSCC Digest of Technical Papers , pp. 156 -- 157 , 2004 . S. Narendra, J. Tschanz, J. Hofsheier, B. Bloechel, S. Vangal, Y. Hoskote, et al., \"Ultra-Low Voltage Circuits and Processor in 180nm to 90nm Technologies with a Swapped-Body Biasing Technique,\" in ISSCC Digest of Technical Papers, pp. 156--157, 2004."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"}],"event":{"name":"ISLPED'09: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"San Fancisco CA USA","acronym":"ISLPED'09"},"container-title":["Proceedings of the 2009 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1594233.1594246","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,9]],"date-time":"2023-01-09T23:17:14Z","timestamp":1673306234000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1594233.1594246"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8,19]]},"references-count":12,"alternative-id":["10.1145\/1594233.1594246","10.1145\/1594233"],"URL":"https:\/\/doi.org\/10.1145\/1594233.1594246","relation":{},"subject":[],"published":{"date-parts":[[2009,8,19]]},"assertion":[{"value":"2009-08-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}