{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:50:16Z","timestamp":1725666616213},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,10]]},"DOI":"10.1145\/1531542.1531574","type":"proceedings-article","created":{"date-parts":[[2009,5,12]],"date-time":"2009-05-12T08:52:47Z","timestamp":1242118367000},"page":"125-128","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Capturing topology-level implications of link synthesis techniques for nanoscale networks-on-chip"],"prefix":"10.1145","author":[{"given":"Daniele","family":"Ludovici","sequence":"first","affiliation":[{"name":"TUDelft, Delft, Netherlands"}]},{"given":"Georgi Nedeltchev","family":"Gaydadjiev","sequence":"additional","affiliation":[{"name":"TUDelft, Delft, Netherlands"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]}],"member":"320","published-online":{"date-parts":[[2009,5,10]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/MM.2007.80"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/MM.2007.79"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/TCAD.2004.842820"},{"key":"e_1_3_2_1_4_1","first-page":"107","volume-title":"Int. Network-on-Chip Symp.","author":"Gilabert F.","year":"2008","unstructured":"F. Gilabert , S. Medardoni , D. Bertozzi , L. Benini , M. E. Gomez , P. Lopez , J. Duato; \" Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\" , Int. Network-on-Chip Symp. , pp. 107 -- 116 , 2008 . F. Gilabert, S. Medardoni, D. Bertozzi, L. Benini, M. E. Gomez, P. Lopez, J. Duato; \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", Int. Network-on-Chip Symp., pp.107--116, 2008."},{"volume-title":"Proc. of Design, Automation and Test in Europe (DATE)","author":"Ludovici D.","unstructured":"D. Ludovici , F. Gilabert , S. Medardoni , C. Gomez , M. E. Gomez , P. Lopez , D. Bertozzi , G. N. Gaydadjiev; \" Assessing Fat-Tree topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints \", Proc. of Design, Automation and Test in Europe (DATE) , to appear, 2009. D. Ludovici, F. Gilabert, S. Medardoni, C. Gomez, M. E. Gomez, P. Lopez, D. Bertozzi, G. N. Gaydadjiev; \"Assessing Fat-Tree topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints\", Proc. of Design, Automation and Test in Europe (DATE), to appear, 2009.","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","first-page":"177","volume-title":"Proc. of the IEEE 2003 International Interconnect Technology Conference","author":"Ho R.","year":"2003","unstructured":"R. Ho , K.W. Mai , M.A Horowitz , \" Managing wire scaling : a circuit perspective \". Proc. of the IEEE 2003 International Interconnect Technology Conference , pp. 177 --- 179 , 2003 . R. Ho, K.W. Mai, M.A Horowitz, \"Managing wire scaling: a circuit perspective\". Proc. of the IEEE 2003 International Interconnect Technology Conference, pp.177---179, 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/ISSOC.2007.4427438"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/299996.300073"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/1231956.1231969"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/DATE.2005.22"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/DATE.2005.1"},{"key":"e_1_3_2_1_12_1","volume-title":"Fukuoka","author":"Gilabert F.","year":"2009","unstructured":"F. Gilabert , D. Ludovici , S. Medardoni , D. Bertozzi , L. Benini , G. N. Gaydadjiev , \" Designing Regular Network-on- Chip Topologies under Technology , Architecture and Software Constraints\". Proc. of IEEE MuCoCos, in press , Fukuoka , Japan , 2009 . F. Gilabert, D. Ludovici, S. Medardoni, D. Bertozzi, L. Benini, G. N. Gaydadjiev, \"Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints\". Proc. of IEEE MuCoCos, in press, Fukuoka, Japan, 2009."}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI '09","name":"GLSVLSI '09: Great Lakes Symposium on VLSI 2009","location":"Boston Area MA USA"},"container-title":["Proceedings of the 19th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531542.1531574","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T07:55:35Z","timestamp":1673337335000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531574"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,10]]},"references-count":12,"alternative-id":["10.1145\/1531542.1531574","10.1145\/1531542"],"URL":"https:\/\/doi.org\/10.1145\/1531542.1531574","relation":{},"subject":[],"published":{"date-parts":[[2009,5,10]]},"assertion":[{"value":"2009-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}