{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:11:07Z","timestamp":1725657067111},"publisher-location":"New York, New York, USA","reference-count":0,"publisher":"ACM Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1972]]},"DOI":"10.1145\/1480083.1480112","type":"proceedings-article","created":{"date-parts":[[2008,12,23]],"date-time":"2008-12-23T09:16:29Z","timestamp":1230023789000},"page":"875","source":"Crossref","is-referenced-by-count":4,"title":["Fault insertion techniques and models for digital logic simulation"],"prefix":"10.1145","author":[{"given":"Stephen A.","family":"Szygenda","sequence":"first","affiliation":[]},{"given":"Edward W.","family":"Thompson","sequence":"additional","affiliation":[]}],"member":"320","event":{"number":"41_2","sponsor":["AFIPS, American Federation of Information Processing Societies"],"acronym":"AFIPS '72 (Fall, part II)","name":"the December 5-7, 1972, fall joint computer conference, part II","start":{"date-parts":[[1972,12,5]]},"location":"Anaheim, California","end":{"date-parts":[[1972,12,7]]}},"container-title":["Proceedings of the December 5-7, 1972, fall joint computer conference, part II on - AFIPS '72 (Fall, part II)"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1480112&ftid=586124&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,16]],"date-time":"2016-12-16T11:06:47Z","timestamp":1481886407000},"score":1,"resource":{"primary":{"URL":"http:\/\/portal.acm.org\/citation.cfm?doid=1480083.1480112"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1972]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1145\/1480083.1480112","relation":{},"subject":[],"published":{"date-parts":[[1972]]}}}