{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:30:28Z","timestamp":1725672628438},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,19]]},"DOI":"10.1145\/1450095.1450125","type":"proceedings-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T12:25:44Z","timestamp":1224678344000},"page":"197-206","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Multiple sleep mode leakage control for cache peripheral circuits in embedded processors"],"prefix":"10.1145","author":[{"given":"Houman","family":"Homayoun","sequence":"first","affiliation":[{"name":"University of California, Irvine, CA, USA"}]},{"given":"Mohammad","family":"Makhzan","sequence":"additional","affiliation":[{"name":"University of California, Irvine, CA, USA"}]},{"given":"Alex","family":"Veidenbaum","sequence":"additional","affiliation":[{"name":"University of California, Irvine, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380801"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751937"},{"key":"e_1_3_2_1_3_1","unstructured":"K.-S. Min etal \"Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era \" ISSCC 2003. K.-S. Min et al. \"Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era \" ISSCC 2003."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920533"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.23"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774884"},{"volume-title":"Second. Edition","year":"2003","author":"Rabaey J. M.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870763"},{"volume-title":"ISSCC-2008","author":"Mobile Internet Devices A","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886398"},{"key":"e_1_3_2_1_11_1","unstructured":"SimpleScalar4 tutorial http:\/\/www.simplescalar.com\/tutorial.html. SimpleScalar4 tutorial http:\/\/www.simplescalar.com\/tutorial.html."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825235"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514037"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280939"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1068504.1068755"},{"key":"e_1_3_2_1_18_1","first-page":"35","article-title":"Speed and power scaling of SRAMs","author":"Amrutur B S.","year":"2000","journal-title":"IEEE Journal of Solid State Circuits."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379268"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545232"},{"volume-title":"Palo Alto","year":"2008","author":"Muralimanohar N.","key":"e_1_3_2_1_22_1"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601907"},{"key":"e_1_3_2_1_25_1","unstructured":"\"ARM11 MPCore Processor Revision: r1p0\" Technical Reference Manual infocenter.arm.com\/ help\/ topic\/ com.arm.doc.ddi0360e\/DDI0360E_arm11_mpcore_r1p0_trm.pdf \"ARM11 MPCore Processor Revision: r1p0\" Technical Reference Manual infocenter.arm.com\/ help\/ topic\/ com.arm.doc.ddi0360e\/DDI0360E_arm11_mpcore_r1p0_trm.pdf"},{"key":"e_1_3_2_1_26_1","unstructured":"MiBench Version 1.0. http:\/\/www.eecs.umich.edu\/mibench\/. MiBench Version 1.0. http:\/\/www.eecs.umich.edu\/mibench\/."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"J. Montanaro etal \"A 160-MHz 32-b 0.5-W CMOS RISC microprocessor\" IJSSC November 1996. J. Montanaro et al. \"A 160-MHz 32-b 0.5-W CMOS RISC microprocessor\" IJSSC November 1996.","DOI":"10.1109\/JSSC.1996.542315"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127934"},{"key":"e_1_3_2_1_29_1","first-page":"42","author":"Rusu S.","year":"2007","journal-title":"VOL."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70770"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277180"}],"event":{"name":"ESWEEK 08: Fourth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Atlanta GA USA","acronym":"ESWEEK 08"},"container-title":["Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1450095.1450125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T09:14:15Z","timestamp":1673342055000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450095.1450125"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,19]]},"references-count":32,"alternative-id":["10.1145\/1450095.1450125","10.1145\/1450095"],"URL":"https:\/\/doi.org\/10.1145\/1450095.1450125","relation":{},"subject":[],"published":{"date-parts":[[2008,10,19]]},"assertion":[{"value":"2008-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}