{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T18:47:22Z","timestamp":1730314042204,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,5,4]]},"DOI":"10.1145\/1366110.1366204","type":"proceedings-article","created":{"date-parts":[[2008,5,6]],"date-time":"2008-05-06T14:37:21Z","timestamp":1210084641000},"page":"395-398","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":47,"title":["A low-power phase change memory based hybrid cache architecture"],"prefix":"10.1145","author":[{"given":"Prasanth","family":"Mangalagiri","sequence":"first","affiliation":[{"name":"Pennsylvania State Univesity, State College, PA, USA"}]},{"given":"Karthik","family":"Sarpatwari","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, State College, PA, USA"}]},{"given":"Aditya","family":"Yanamandra","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, State College, PA, USA"}]},{"given":"VijayKrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, State College, PA, USA"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"Pennsylvania State Univesity, State College, PA, USA"}]},{"given":"Mary Jane","family":"Irwin","sequence":"additional","affiliation":[{"name":"Pennsylvania State Unviersity, State College, PA, USA"}]},{"given":"Osama Awadel","family":"Karim","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, State College, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,5,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International technology roadmap for semiconductors 2006 report. http:http:\/\/www.itrs.net\/reports.html. International technology roadmap for semiconductors 2006 report. http:http:\/\/www.itrs.net\/reports.html."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545232"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1598272"},{"key":"e_1_3_2_1_5_1","first-page":"330","volume-title":"International Symposium on Microarchitecture","author":"Lee C.","year":"1997","unstructured":"C. Lee , M. Potkonjak , and W. H. Mangione-- Smith . Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems . In International Symposium on Microarchitecture , pages 330 -- 335 , 1997 . C. Lee, M. Potkonjak, and W. H. Mangione--Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems. In International Symposium on Microarchitecture, pages 330--335, 1997."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.931894"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_8_1","volume-title":"Electron Devices Meeting, 2001","author":"L.","year":"2001","unstructured":"L. S and L. T. Oum -- a 180 nm nonvolatile memory cell element technology for stand alone and embedded applications . Electron Devices Meeting, 2001 . IEDM Technical Digest. International, pages 36.5.1--36.5.4 , 2001 . L. S and L. T. Oum -- a 180 nm nonvolatile memory cell element technology for stand alone and embedded applications. Electron Devices Meeting, 2001. IEDM Technical Digest. International, pages 36.5.1--36.5.4, 2001."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1557\/mrs2004.236"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269423"},{"issue":"5","key":"e_1_3_2_1_11_1","first-page":"677","article-title":"an enhanced cache access and cycle time model. Solid--State Circuits","volume":"31","author":"Wilton N.","year":"1996","unstructured":"N. Wilton , S.J.E.; Jouppi. Cacti : an enhanced cache access and cycle time model. Solid--State Circuits , IEEE Journal of , 31 ( 5 ): 677 -- 688 , May 1996 . N. Wilton, S.J.E.; Jouppi. Cacti: an enhanced cache access and cycle time model. Solid--State Circuits, IEEE Journal of, 31(5):677--688, May 1996.","journal-title":"IEEE Journal of"}],"event":{"name":"GLSVLSI08: Great Lakes Symposium on VLSI 2008","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Orlando Florida USA","acronym":"GLSVLSI08"},"container-title":["Proceedings of the 18th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1366110.1366204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,8]],"date-time":"2023-01-08T15:27:06Z","timestamp":1673191626000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366204"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,4]]},"references-count":11,"alternative-id":["10.1145\/1366110.1366204","10.1145\/1366110"],"URL":"https:\/\/doi.org\/10.1145\/1366110.1366204","relation":{},"subject":[],"published":{"date-parts":[[2008,5,4]]},"assertion":[{"value":"2008-05-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}