乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:08:15Z","timestamp":1725674895393},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,2,20]]},"DOI":"10.1145\/1345206.1345210","type":"proceedings-article","created":{"date-parts":[[2008,2,28]],"date-time":"2008-02-28T14:02:49Z","timestamp":1204207369000},"page":"1-10","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":61,"title":["Automatic data movement and computation mapping for multi-level parallel architectures with explicitly managed memories"],"prefix":"10.1145","author":[{"given":"Muthu Manikandan","family":"Baskaran","sequence":"first","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}]},{"given":"Uday","family":"Bondhugula","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}]},{"given":"Sriram","family":"Krishnamoorthy","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}]},{"given":"J.","family":"Ramanujam","sequence":"additional","affiliation":[{"name":"Louisiana State University, Baton Rouge, LA, USA"}]},{"given":"Atanas","family":"Rountev","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}]},{"given":"P.","family":"Sadayappan","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/827270.829033"},{"key":"e_1_3_2_1_2_1","unstructured":"Automatically Tuned Linear Algebra Software (ATLAS). http:\/\/math-atlas.sourceforge.net\/. Automatically Tuned Linear Algebra Software (ATLAS). http:\/\/math-atlas.sourceforge.net\/."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.42"},{"key":"e_1_3_2_1_4_1","volume-title":"Nonlinear Programming","author":"Bertsekas D. P.","unstructured":"D. P. Bertsekas . Nonlinear Programming : 2 nd Edition. Athena Scientific. ISBN 1-886529-00-0. D. P. Bertsekas. Nonlinear Programming: 2nd Edition. Athena Scientific. ISBN 1-886529-00-0.","edition":"2"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122981"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263662"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/579977"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/237578.237617"},{"key":"e_1_3_2_1_10_1","unstructured":"CLooG: The Chunky Loop Generator. http:\/\/www.cloog.org. CLooG: The Chunky Loop Generator. http:\/\/www.cloog.org."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1025168022993"},{"key":"e_1_3_2_1_12_1","first-page":"130","volume-title":"Advances in Languages and Compilers for Parallel Computing, 1990 Workshop","author":"Eisenbeis C.","year":"1990","unstructured":"C. Eisenbeis , W. Jalby , D. Windheiser , and F. Bodin . A strategy for array management in local memory . In Advances in Languages and Compilers for Parallel Computing, 1990 Workshop , pages 130 -- 151 , Irvine, Calif. , 1990 . Cambridge, Mass.: MIT Press. C. Eisenbeis, W. Jalby, D. Windheiser, and F. Bodin. A strategy for array management in local memory. In Advances in Languages and Compilers for Parallel Computing, 1990 Workshop, pages 130--151, Irvine, Calif., 1990. Cambridge, Mass.: MIT Press."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188543"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1051\/ro\/1988220302431"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407931"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407835"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407835"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61736-1_44"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/645669.665222"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/73950.73964"},{"key":"e_1_3_2_1_21_1","volume-title":"Automatic Parallelization of Loop Programs for Distributed Memory Architectures. FMI","author":"Griebl M.","year":"2004","unstructured":"M. Griebl . Automatic Parallelization of Loop Programs for Distributed Memory Architectures. FMI , University of Passau , 2004 . Habilitation Thesis. M. Griebl. Automatic Parallelization of Loop Programs for Distributed Memory Architectures. FMI, University of Passau, 2004. Habilitation Thesis."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146925"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1239869"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824299"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822123"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362691"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250761"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/263699.263719"},{"key":"e_1_3_2_1_30_1","unstructured":"NVIDIA CUDA. http:\/\/developer.nvidia.com\/object\/cuda.html. NVIDIA CUDA. http:\/\/developer.nvidia.com\/object\/cuda.html."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/375977.375978"},{"key":"e_1_3_2_1_32_1","unstructured":"PolyLib - A library of polyhedral functions. http:\/\/icps.ustrasbg.fr\/polylib\/. PolyLib - A library of polyhedral functions. http:\/\/icps.ustrasbg.fr\/polylib\/."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.21"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/135226.135233"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178254"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378523"},{"key":"e_1_3_2_1_37_1","first-page":"1","volume-title":"IPDPS","author":"Renganarayanan L.","year":"2007","unstructured":"L. Renganarayanan , M. Harthikote-Matha , R. Dewri , and S. V. Rajopadhye . Towards optimal multi-level tiling for stencil computations . In IPDPS , pages 1 -- 10 . IEEE, 2007 . L. Renganarayanan, M. Harthikote-Matha, R. Dewri, and S. V. Rajopadhye. Towards optimal multi-level tiling for stencil computations. In IPDPS, pages 1--10. IEEE, 2007."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183448"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310074"}],"event":{"name":"PPoPP08: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery"],"location":"Salt Lake City UT USA","acronym":"PPoPP08"},"container-title":["Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1345206.1345210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,8]],"date-time":"2023-01-08T15:27:12Z","timestamp":1673191632000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1345206.1345210"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2,20]]},"references-count":37,"alternative-id":["10.1145\/1345206.1345210","10.1145\/1345206"],"URL":"https:\/\/doi.org\/10.1145\/1345206.1345210","relation":{},"subject":[],"published":{"date-parts":[[2008,2,20]]},"assertion":[{"value":"2008-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}