乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,15]],"date-time":"2024-09-15T22:31:13Z","timestamp":1726439473765},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,17]]},"DOI":"10.1145\/1274971.1274999","type":"proceedings-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T02:57:04Z","timestamp":1270609024000},"page":"190-201","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Compression in cache design"],"prefix":"10.1145","author":[{"given":"Ali-Reza","family":"Adl-Tabatabai","sequence":"first","affiliation":[{"name":"Intel Corporation"}]},{"given":"Anwar M.","family":"Ghuloum","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Shobhit O","family":"Kanaujia","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]}],"member":"320","published-online":{"date-parts":[[2007,6,17]]},"reference":[{"volume-title":"2004 update","year":"2004","author":"Common","key":"e_1_3_2_1_1_1","unstructured":"http:\/\/www.itrs.net\/ Common \/2004Update\/2004Update.htm International Technology Roadmap for Semiconductors , 2004 update . Semiconductor Industry Association , 2004 . http:\/\/www.itrs.net\/Common\/2004Update\/2004Update.htm International Technology Roadmap for Semiconductors, 2004 update. Semiconductor Industry Association, 2004."},{"key":"e_1_3_2_1_2_1","unstructured":"http:\/\/www.intel.com\/products\/processor\/itanium2\/index.htm Intel\u00ae Itanium\u00ae 2 Processor. http:\/\/www.intel.com\/products\/processor\/itanium2\/index.htm Intel\u00ae Itanium\u00ae 2 Processor."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143486"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237190"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291034"},{"volume-title":"USENIX Annual Technical Conference","year":"1999","author":"Wilson P.","key":"e_1_3_2_1_7_1","unstructured":"Wilson P. , Kaplan S. , Smaragdakis Y , \" The Case for Compressed Caching in Virtual Memory Systems\" , USENIX Annual Technical Conference , 1999 . Wilson P., Kaplan S., Smaragdakis Y, \"The Case for Compressed Caching in Virtual Memory Systems\", USENIX Annual Technical Conference, 1999."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0271"},{"volume-title":"Proceedings of the IEEE International Conference on Computer Aided Design, VLSI in Computers and Processors","year":"1999","author":"Lee J.-S.","key":"e_1_3_2_1_9_1","unstructured":"Lee , J.-S. , Hong , W.-K. , Kim , S.-D , \" Design and Evaluation of a Selective Compressed Memory System \", In Proceedings of the IEEE International Conference on Computer Aided Design, VLSI in Computers and Processors , Austin , 1999 . Lee, J.-S., Hong, W.-K., Kim, S.-D, \"Design and Evaluation of a Selective Compressed Memory System\", In Proceedings of the IEEE International Conference on Computer Aided Design, VLSI in Computers and Processors, Austin, 1999."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379235"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360154"},{"volume-title":"22nd Euromicro Conference, IEEE Computer Society Press","year":"1996","author":"Kjelso M.","key":"e_1_3_2_1_12_1","unstructured":"Kjelso , M. , Gooch , M. , Jones , S. , \" Main memory hardware data compression \", 22nd Euromicro Conference, IEEE Computer Society Press , September 1996 . Kjelso, M., Gooch, M., Jones, S., \"Main memory hardware data compression\", 22nd Euromicro Conference, IEEE Computer Society Press, September 1996."},{"volume-title":"proceeding of 31st Annual International Symposium on Computer Architecture","year":"2004","author":"Alameldeen D.","key":"e_1_3_2_1_13_1","unstructured":"A. Alameldeen , D. Wood , \"Adaptive Cache Compression for High-Performance Processors\" , in proceeding of 31st Annual International Symposium on Computer Architecture , 2004 . A. Alameldeen, D. Wood, \"Adaptive Cache Compression for High-Performance Processors\", in proceeding of 31st Annual International Symposium on Computer Architecture, 2004."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.4"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"key":"e_1_3_2_1_16_1","article-title":"Performance Analysis and Validation of the Intel\u00ae Pentium\u00ae 4 Processor on 90nm Technology","author":"Singhal R.","year":"2004","unstructured":"Singhal , R. ; Venkatraman , K. S. ; Cohn , E. ; Holm , J. G. ; Koufaty , D; Lin, M-.J.; Madhav , M. ; Mattwandel , M. ; Nidhi , N. ; Pearce , J. ; Seshadri , M. \" Performance Analysis and Validation of the Intel\u00ae Pentium\u00ae 4 Processor on 90nm Technology .\" Intel Technology Journal. http:\/\/developer.intel.com\/technology\/itj\/ 2004 \/volume08issue01\/(February 2004). Singhal, R.; Venkatraman, K. S.; Cohn, E.; Holm, J. G.; Koufaty, D; Lin, M-.J.; Madhav, M.; Mattwandel, M.; Nidhi, N.; Pearce, J.; Seshadri, M. \"Performance Analysis and Validation of the Intel\u00ae Pentium\u00ae 4 Processor on 90nm Technology.\" Intel Technology Journal. http:\/\/developer.intel.com\/technology\/itj\/2004\/volume08issue01\/(February 2004).","journal-title":"Intel Technology Journal. http:\/\/developer.intel.com\/technology\/itj\/"},{"key":"e_1_3_2_1_17_1","article-title":"The Intel\u00ae Pentium\u00ae M Processor: Microarchitecture and Performance","author":"Gochman S.","year":"2003","unstructured":"Gochman , S. ; Ronen , R. ; Anati , I. ; Berkovits , A. ; Kurts , T. ; Naveh , A. ; Saeed , A. ; Sperber , Z. ; and Valentine , R . \" The Intel\u00ae Pentium\u00ae M Processor: Microarchitecture and Performance .\", Intel Technology Journal, http:\/\/developer.intel.com\/technology\/itj\/ 2003 \/volume07issue02\/ (May 2003). Gochman, S.; Ronen, R.; Anati, I.; Berkovits, A.; Kurts, T.; Naveh, A.; Saeed, A.;Sperber, Z.; and Valentine, R. \"The Intel\u00ae Pentium\u00ae M Processor: Microarchitecture and Performance.\", Intel Technology Journal, http:\/\/developer.intel.com\/technology\/itj\/2003\/volume07issue02\/ (May 2003).","journal-title":"Intel Technology Journal, http:\/\/developer.intel.com\/technology\/itj\/"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/48012.48037"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165153"},{"key":"e_1_3_2_1_20_1","unstructured":"http:\/\/www.intel.com\/products\/server\/processors\/index.htm Intel Xeon Processor Family. http:\/\/www.intel.com\/products\/server\/processors\/index.htm Intel Xeon Processor Family."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240590"},{"volume-title":"User manual for zlib version 1.0.4, URL: http:\/\/quest.jpl.nasa.gov\/zlib\/","year":"1996","author":"Gailly J.","key":"e_1_3_2_1_22_1","unstructured":"Gailly , J. and Adler , M. , \" Zlib general purpose compression library \", User manual for zlib version 1.0.4, URL: http:\/\/quest.jpl.nasa.gov\/zlib\/ , July 1996 Gailly, J. and Adler, M., \"Zlib general purpose compression library\", User manual for zlib version 1.0.4, URL: http:\/\/quest.jpl.nasa.gov\/zlib\/, July 1996"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054945"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346200"}],"event":{"name":"ICS07: International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Seattle Washington","acronym":"ICS07"},"container-title":["Proceedings of the 21st annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1274971.1274999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T20:06:42Z","timestamp":1673467602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1274971.1274999"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,17]]},"references-count":24,"alternative-id":["10.1145\/1274971.1274999","10.1145\/1274971"],"URL":"https:\/\/doi.org\/10.1145\/1274971.1274999","relation":{},"subject":[],"published":{"date-parts":[[2007,6,17]]},"assertion":[{"value":"2007-06-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}