{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:49:49Z","timestamp":1725616189106},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,5,7]]},"DOI":"10.1145\/1242531.1242568","type":"proceedings-article","created":{"date-parts":[[2007,6,6]],"date-time":"2007-06-06T14:37:31Z","timestamp":1181140651000},"page":"259-266","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Speculative supplier identification for reducing power of interconnects in snoopy cache coherence protocols"],"prefix":"10.1145","author":[{"given":"Ehsan","family":"Atoofian","sequence":"first","affiliation":[{"name":"University of Victoria, Victoria, BC, Canada"}]},{"given":"Amirali","family":"Baniasadi","sequence":"additional","affiliation":[{"name":"University of Victoria, Victoria, BC, Canada"}]},{"given":"Kaveh","family":"Aasaraai","sequence":"additional","affiliation":[{"name":"University of Victoria, Victoria, BC, Canada"}]}],"member":"320","published-online":{"date-parts":[[2007,5,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582041"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/645989.674321"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1017460.1017464"},{"key":"e_1_3_2_1_6_1","volume-title":"High Performance Memory Systems","author":"Saldanha C.","year":"2003","unstructured":"C. Saldanha and M. H. Lipasti , Power Efficient Cache Coherence , High Performance Memory Systems , Springer-Verlag , 2003 . C. Saldanha and M. H. Lipasti, Power Efficient Cache Coherence, High Performance Memory Systems, Springer-Verlag, 2003."},{"key":"e_1_3_2_1_7_1","volume-title":"Jan","author":"Renau J.","year":"2005","unstructured":"J. Renau , B. Fraguela , J. Tuck , W. Liu , M. Prvulovic , L. Ceze , K. Strauss , S. Sarangi , P. Sack , and P. Montesinos . SESC Simulator , Jan 2005 . http:\/\/sesc.sourceforge.net. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, K. Strauss, S. Sarangi, P. Sack, and P. Montesinos. SESC Simulator, Jan 2005. http:\/\/sesc.sourceforge.net."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/307338.301004"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279386"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139709"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300994"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/762761.762762"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876432"},{"key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024406"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859642"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605401"},{"key":"e_1_3_2_1_18_1","volume-title":"Orion: A Power-Performance Simulator for Interconnection Networks. In International Symposium on Microarchitecture","author":"Wang H. S.","year":"2002","unstructured":"H. S. Wang , X. P. Zhu , L. S. Peh , and S. Malik . Orion: A Power-Performance Simulator for Interconnection Networks. In International Symposium on Microarchitecture , Nov. 2002 . H. S. Wang, X. P. Zhu, L. S. Peh, and S. Malik. Orion: A Power-Performance Simulator for Interconnection Networks. In International Symposium on Microarchitecture, Nov. 2002."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/846234.849251"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279363"},{"key":"e_1_3_2_1_22_1","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"Culler D. E.","year":"1998","unstructured":"D. E. Culler , J. Singh , A. Gupta , Parallel Computer Architecture: A Hardware\/Software Approach , Morgan Kaufmann Publishers , San Francisco , Calif., 1998 . D. E. Culler, J. Singh, A. Gupta, Parallel Computer Architecture: A Hardware\/Software Approach, Morgan Kaufmann Publishers, San Francisco, Calif., 1998."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/795694.798087"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115964"}],"event":{"name":"CF07: Computing Frontiers Conference","sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF07"},"container-title":["Proceedings of the 4th international conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1242531.1242568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,9]],"date-time":"2023-01-09T07:02:14Z","timestamp":1673247734000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1242531.1242568"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5,7]]},"references-count":23,"alternative-id":["10.1145\/1242531.1242568","10.1145\/1242531"],"URL":"https:\/\/doi.org\/10.1145\/1242531.1242568","relation":{},"subject":[],"published":{"date-parts":[[2007,5,7]]},"assertion":[{"value":"2007-05-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}