乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:31:06Z","timestamp":1725618666870},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,5,4]]},"DOI":"10.1145\/1062261.1062320","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"361-370","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["On the energy-efficiency of speculative hardware"],"prefix":"10.1145","author":[{"given":"Nana B.","family":"Sam","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY"}]},{"given":"Martin","family":"Burtscher","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY"}]}],"member":"320","published-online":{"date-parts":[[2005,5,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822801"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514201"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"e_1_3_2_1_4_1","first-page":"171","volume-title":"Wattch: A Framework for High-Performance Microprocessors. Seventh International Symposium on High-Performance Computer Architecture","author":"Brooks D.","year":"2001","unstructured":"D. Brooks , V. Tiwari , M. Martonosi . Wattch: A Framework for High-Performance Microprocessors. Seventh International Symposium on High-Performance Computer Architecture , 2001 , pp. 171 -- 171 2. D. Brooks, V. Tiwari, M. Martonosi. Wattch: A Framework for High-Performance Microprocessors. Seventh International Symposium on High-Performance Computer Architecture, 2001, pp. 171--1 2."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_6_1","first-page":"288","volume-title":"Energy Efficient CMOS Microprocessor Design. 28th Annual Hawaii International Conference on System Sciences","author":"Burd T.","year":"1995","unstructured":"T. Burd , R. Brodersen . Energy Efficient CMOS Microprocessor Design. 28th Annual Hawaii International Conference on System Sciences , 1995 , pp. 288 -- 297 . T. Burd, R. Brodersen. Energy Efficient CMOS Microprocessor Design. 28th Annual Hawaii International Conference on System Sciences, 1995, pp. 288--297."},{"key":"e_1_3_2_1_7_1","first-page":"81","volume-title":"Hybridizing and Coalescing Load Value Predictors. International Conference on Computer Design","author":"Burtscher M.","year":"2000","unstructured":"M. Burtscher , B. G. Zorn . Hybridizing and Coalescing Load Value Predictors. International Conference on Computer Design , 2000 , pp. 81 -- 92 . M. Burtscher, B. G. Zorn. Hybridizing and Coalescing Load Value Predictors. International Conference on Computer Design, 2000, pp. 81--92."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277840"},{"key":"e_1_3_2_1_10_1","first-page":"1227","author":"Gonzalez R.","year":"1996","unstructured":"R. Gonzalez , M. Horowitz. Energy Dissipation in General Purpose Microprocessors. IEEE Journal of Solid-State Circuits , 1996 , pp. 1227 -- 1284 . R. Gonzalez, M. Horowitz. Energy Dissipation in General Purpose Microprocessors. IEEE Journal of Solid-State Circuits, 1996, pp. 1227--1284.","journal-title":"Horowitz. Energy Dissipation in General Purpose Microprocessors. IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876442"},{"key":"e_1_3_2_1_12_1","first-page":"8","volume-title":"Low-power Digital Design. IEEE Symposium on Low Power Electronics","author":"Horowitz M.","year":"1994","unstructured":"M. Horowitz , T. Indermaur , R. Gonzalez . Low-power Digital Design. IEEE Symposium on Low Power Electronics , 1994 , pp. 8 -- 11 . M. Horowitz, T. Indermaur, R. Gonzalez. Low-power Digital Design. IEEE Symposium on Low Power Electronics, 1994, pp. 8--11."},{"key":"e_1_3_2_1_13_1","first-page":"1","year":"2003","unstructured":"G.H. Loh. Width-Partitioned Load Value Predictors. Journal of Instruction-Level Parallelism , 2003 , pp. 1 -- 23 . G.H. Loh. Width-Partitioned Load Value Predictors. Journal of Instruction-Level Parallelism, 2003, pp. 1--23.","journal-title":"G.H. Loh. Width-Partitioned Load Value Predictors. Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/557517.846878"},{"key":"e_1_3_2_1_16_1","first-page":"1291","author":"Pinuel L.","year":"1999","unstructured":"L. Pinuel , R. A. Moreno , F. Tirado . Implementation of Hybrid Context Based Value Predictors Using Value Sequence Classification. Euro-Par , 1999 , pp. 1291 -- 1295 . L. Pinuel, R. A. Moreno, F. Tirado. Implementation of Hybrid Context Based Value Predictors Using Value Sequence Classification. Euro-Par, 1999, pp. 1291--1295.","journal-title":"Euro-Par"},{"key":"e_1_3_2_1_17_1","first-page":"127","volume-title":"Predictive Techniques for Aggressive Load Speculation. 31st IEEE\/ACM International Symposium on Microarchitecture","author":"Reinman G.","year":"1998","unstructured":"G. Reinman , B. Calder . Predictive Techniques for Aggressive Load Speculation. 31st IEEE\/ACM International Symposium on Microarchitecture , 1998 , pp. 127 -- 137 . G. Reinman, B. Calder. Predictive Techniques for Aggressive Load Speculation. 31st IEEE\/ACM International Symposium on Microarchitecture, 1998, pp. 127--137."},{"key":"e_1_3_2_1_18_1","first-page":"148","volume-title":"Efficacy and Performance Impact of Value Prediction. International Conference on Parallel Architectures and Compilation Techniques","author":"Rychlik B.","year":"1998","unstructured":"B. Rychlik , J. Faistl , B. Krug , J. P. Shen . Efficacy and Performance Impact of Value Prediction. International Conference on Parallel Architectures and Compilation Techniques , 1998 , pp. 148 -- 154 . B. Rychlik, J. Faistl, B. Krug, J. P. Shen. Efficacy and Performance Impact of Value Prediction. International Conference on Parallel Architectures and Compilation Techniques, 1998, pp. 148--154."},{"key":"e_1_3_2_1_19_1","first-page":"106","volume-title":"Low-Cost Value Prediction Using Frequent Value Locality. Fourth International Symposium on High Performance Computing","author":"Sato T.","year":"2002","unstructured":"T. Sato , I. Arita . Low-Cost Value Prediction Using Frequent Value Locality. Fourth International Symposium on High Performance Computing , 2002 , pp. 106 -- 119 . T. Sato, I. Arita. Low-Cost Value Prediction Using Frequent Value Locality. Fourth International Symposium on High Performance Computing, 2002, pp. 106--119."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266824"},{"key":"e_1_3_2_1_22_1","volume-title":"Power and Area Model. TR 2001\/2. Compaq Western Research Laboratory","author":"Shivakumar P.","year":"2001","unstructured":"P. Shivakumar , N. P. Jouppi . CACTI 3.0 : An Integrated Cache Timing , Power and Area Model. TR 2001\/2. Compaq Western Research Laboratory , 2001 . P. Shivakumar, N. P. Jouppi. CACTI 3.0: An Integrated Cache Timing, Power and Area Model. TR 2001\/2. Compaq Western Research Laboratory, 2001."},{"key":"e_1_3_2_1_23_1","unstructured":"SPECcpu2000 benchmarks. http:\/\/www.spec.org\/osg\/cpu2000. SPECcpu2000 benchmarks. http:\/\/www.spec.org\/osg\/cpu2000."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266827"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859656"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566451"}],"event":{"name":"CF05: Computing Frontiers Conference","sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF05"},"container-title":["Proceedings of the 2nd conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1062261.1062320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T04:08:51Z","timestamp":1673410131000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1062261.1062320"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,5,4]]},"references-count":25,"alternative-id":["10.1145\/1062261.1062320","10.1145\/1062261"],"URL":"https:\/\/doi.org\/10.1145\/1062261.1062320","relation":{},"subject":[],"published":{"date-parts":[[2005,5,4]]},"assertion":[{"value":"2005-05-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}