{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:52:16Z","timestamp":1725472336109},"reference-count":27,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/wcadm.1995.514649","type":"proceedings-article","created":{"date-parts":[[2002,11,19]],"date-time":"2002-11-19T21:11:47Z","timestamp":1037740307000},"page":"118-127","source":"Crossref","is-referenced-by-count":10,"title":["Optimised state assignment for asynchronous circuit synthesis"],"prefix":"10.1109","author":[{"given":"C.","family":"Ykman-Couvreur","sequence":"first","affiliation":[]},{"given":"B.","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276285"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393386"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580065"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1994.331890"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1145\/196244.196278","article-title":"a modular partitioning approach for asynchronous circuit synthesis","author":"puri","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217617"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276282"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264362"},{"journal-title":"Asynchronous Sequential Switching Circuits","year":"1969","author":"unger","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129875"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585498"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580066"},{"journal-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","year":"1987","author":"chu","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227821"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"},{"key":"ref8","first-page":"322","article-title":"A realization algorithm of asynchronous circuits from stg","author":"lin","year":"1992","journal-title":"Proceedings of the European Design Automation Conference"},{"key":"ref7","article-title":"A general state graph transformation framework for asynchronous synthesis","author":"lin","year":"1994","journal-title":"Proc European Design Automation Conf with EURO-VHDL 93"},{"key":"ref2","first-page":"35","article-title":"Syntax-directed translation of concurrent programs into self-timed circuits","author":"burns","year":"1988","journal-title":"Proceedings of the 5th MIT Conference Advanced Research in VLSI Series"},{"journal-title":"Programming in vlsi From communicating processes to delay-insensitive circuits","year":"1990","author":"martin","key":"ref9"},{"key":"ref1","article-title":"Automatic gate-level synthesis of speed-independent circuits","author":"beerel","year":"1992","journal-title":"Proceedings of the International Conference on Computer-Aided Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/BF02108192"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-009-0487-3"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326848"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386423"},{"key":"ref23","first-page":"245","article-title":"Petri nets and parallel bus controller design","author":"yakovlev","year":"1990","journal-title":"Proc Int Conf Application and Theory of Petri Nets"},{"journal-title":"ASSASSIN A synthesis system for asynchronous control circuits","year":"1994","author":"ykman-couvreur","key":"ref26"},{"key":"ref25","article-title":"Concurrency reduction transformations on state graphs for asynchronous circuit synthesis","author":"ykman-couvreur","year":"1993","journal-title":"Proceedings of the International Workshop on Logic Synthesis"}],"event":{"name":"Second Working Conference on Asynchronous Design Methodologies","acronym":"WCADM-95","location":"London, UK"},"container-title":["Proceedings Second Working Conference on Asynchronous Design Methodologies"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/3937\/11406\/00514649.pdf?arnumber=514649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T15:06:10Z","timestamp":1497539170000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/514649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/wcadm.1995.514649","relation":{},"subject":[]}}