{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T05:59:29Z","timestamp":1725429569019},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vts.2014.6818744","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T14:34:07Z","timestamp":1401460447000},"page":"1-1","source":"Crossref","is-referenced-by-count":0,"title":["Innovative practices session 1C: Existing\/emerging low power techniques"],"prefix":"10.1109","author":[{"given":"Charutosh","family":"Dixit","sequence":"first","affiliation":[]},{"given":"Ramesh","family":"Tekumalla","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Nilanjan","family":"Mukherjee","sequence":"additional","affiliation":[]},{"given":"Vivek","family":"Chickermane","sequence":"additional","affiliation":[]}],"member":"263","event":{"name":"2014 IEEE 32nd VLSI Test Symposium (VTS)","start":{"date-parts":[[2014,4,13]]},"location":"Napa, CA, USA","end":{"date-parts":[[2014,4,17]]}},"container-title":["2014 IEEE 32nd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6811042\/6818727\/06818744.pdf?arnumber=6818744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T12:21:47Z","timestamp":1490271707000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6818744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/vts.2014.6818744","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}