{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T17:43:28Z","timestamp":1743443008214},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vts.2002.1011166","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"367-372","source":"Crossref","is-referenced-by-count":5,"title":["Layout analysis to extract open nets caused by systematic failure mechanisms"],"prefix":"10.1109","author":[{"given":"S.","family":"Chakravarty","sequence":"first","affiliation":[]},{"given":"K.","family":"Komeyli","sequence":"additional","affiliation":[]},{"given":"E.W.","family":"Savage","sequence":"additional","affiliation":[]},{"given":"M.J.","family":"Carruthers","sequence":"additional","affiliation":[]},{"given":"B.T.","family":"Stastny","sequence":"additional","affiliation":[]},{"given":"S.T.","family":"Zachariah","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1997.628306"},{"key":"ref11","first-page":"970","article-title":"An Efficient Algorithm to Extract Two-Node Bridges","author":"zachariah","year":"2000","journal-title":"IEEE\/ACM Design Automation Conference"},{"key":"ref12","first-page":"750","article-title":"A Scalable and Efficient Methodology for Extracting Two Node Bridges from Large Industrial Circuits","author":"zachariah","year":"2000","journal-title":"IEEE International Test Conference"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011167"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902681"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805769"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743133"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207759"},{"key":"ref5","first-page":"337","article-title":"Sub-0.25-micron interconnection scaling: damascene copper versus subtractive aluminum","author":"stamper","year":"1989","journal-title":"IEEE\/SEMI Advanced Semiconductor Manufacturing Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1995.476933"},{"key":"ref7","article-title":"CARAFE: An Inductive Fault Analysis Tool for CMOS VLSI Circuit","author":"jee","year":"1992","journal-title":"IEEE VLSI Test Symposium"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1994.404541"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.743724"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1996.572002"}],"event":{"name":"20th IEEE VLSI Test Symposium (VTS 2002)","acronym":"VTEST-02","location":"Monterey, CA, USA"},"container-title":["Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7901\/21789\/01011166.pdf?arnumber=1011166","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T16:54:35Z","timestamp":1489164875000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011166\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts.2002.1011166","relation":{},"subject":[]}}