{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:29:39Z","timestamp":1725467379748},"reference-count":20,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.1996.510861","type":"proceedings-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T18:08:12Z","timestamp":1040666892000},"page":"224-230","source":"Crossref","is-referenced-by-count":10,"title":["Increasing testability by clock transformation (getting rid of those darn states)"],"prefix":"10.1109","author":[{"given":"K.B.","family":"Rajan","sequence":"first","affiliation":[]},{"given":"D.E.","family":"Long","sequence":"additional","affiliation":[]},{"given":"M.","family":"Abramovici","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1993.224484"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1996.497635"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1145\/196244.196291","article-title":"clock grouping: a low cost dft methodology for delay testing","author":"fang","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref13","first-page":"1946","article-title":"A Complexity Analysis of Sequential ATPG","author":"liov","year":"0","journal-title":"Proc IEEE Intn'l Symp on Circuits and Systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512610"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470387"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1145\/196244.196252","article-title":"a methodology for efficient estimation of switching activity in sequential logic circuits","author":"monteiro","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1145\/157485.164882","article-title":"a cost-based approach to partial scan","author":"parikh","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref18","first-page":"423","article-title":"On Combining DFT Techniques","author":"parikh","year":"0","journal-title":"Proc Intn'l Test Conf"},{"journal-title":"New Techniques for Sequential Test Generation and Design For Testability","year":"1996","author":"rajan","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95424-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527968"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/2.25381"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1991.tb00498.x"},{"key":"ref2","first-page":"26.2.1","article-title":"A New Design for Testability Method: Clock Line Control Design","author":"baeg","year":"1993","journal-title":"Proc Custom Integrated Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVD.1991.185102"},{"year":"0","key":"ref9"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1145\/127601.127633","article-title":"The interdependence between delay-optimization of synthesized networks and testing","author":"williams","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"}],"event":{"name":"14th VLSI Test Symposium","acronym":"VTEST-96","location":"Princeton, NJ, USA"},"container-title":["Proceedings of 14th VLSI Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/3739\/10937\/00510861.pdf?arnumber=510861","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T12:34:17Z","timestamp":1497530057000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/510861\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vtest.1996.510861","relation":{},"subject":[]}}