{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:53:49Z","timestamp":1730303629441,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/vlsisoc.2006.313231","type":"proceedings-article","created":{"date-parts":[[2007,3,3]],"date-time":"2007-03-03T01:11:20Z","timestamp":1172884280000},"page":"187-191","source":"Crossref","is-referenced-by-count":4,"title":["A low power high performance CMOS voltage-mode quaternary full adder"],"prefix":"10.1109","author":[{"given":"Ricardo","family":"Goncalves Da Silva","sequence":"first","affiliation":[]},{"given":"Henri","family":"Boudinov","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.1999.799569"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2003.1201407"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052493"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19981763"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2004.1319941"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.874751"},{"article-title":"Silicon Processing for the VLSI Era-Volume 1: Process Technology","year":"1986","author":"wolf","key":"ref16"},{"article-title":"Digital Integrated Circuits: A Design Perspective","year":"1996","author":"rabaey","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675860"},{"key":"ref3","first-page":"340","article-title":"Multiple-Valued Logic in VLSI: Challenges and Opportunities","author":"dubrova","year":"1999","journal-title":"Proceedings of NORCHIP'99"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/45.376636"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676392"},{"key":"ref8","first-page":"190","author":"radanovic","year":"1996","journal-title":"Current-mode CMOS adders using multiple-valued logic Canadian Conference on Electrical and Computer Engineering"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.475711"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.56"},{"year":"2004","key":"ref1"},{"key":"ref9","first-page":"940","article-title":"Neuron-M'Oti current mirror circuit and its application to multi-valued logic","volume":"5","author":"shen","year":"1999","journal-title":"IEICE Trans In! & Syst E82-D"}],"event":{"name":"2006 IFIP International Conference on Very Large Scale Integration","start":{"date-parts":[[2006,10,16]]},"location":"Nice, France","end":{"date-parts":[[2006,10,18]]}},"container-title":["2006 IFIP International Conference on Very Large Scale Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4107581\/4107582\/04107627.pdf?arnumber=4107627","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T23:43:36Z","timestamp":1489621416000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4107627\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2006.313231","relation":{},"subject":[],"published":{"date-parts":[[2006,10]]}}}