{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:38:47Z","timestamp":1725741527091},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/vlsid.2017.25","type":"proceedings-article","created":{"date-parts":[[2017,3,31]],"date-time":"2017-03-31T01:06:17Z","timestamp":1490922377000},"page":"167-172","source":"Crossref","is-referenced-by-count":7,"title":["NORA: Algorithmic Balancing without Pre-charge to Thwart Power Analysis Attacks"],"prefix":"10.1109","author":[{"given":"Darshana","family":"Jayasinghe","sequence":"first","affiliation":[]},{"given":"Aleksandar","family":"Ignjatovic","sequence":"additional","affiliation":[]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Evaluation of the masked logic style MDPL on a prototype chip","year":"2007","author":"popp","key":"ref10"},{"key":"ref11","first-page":"242","author":"chen","year":"0","journal-title":"Dual-Rail Random Switching Logic A Countermeasure to Reduce Side Channel Leakage"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289831"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2009.0097"},{"key":"ref14","article-title":"A 3.84 gbits\/s aes crypto coprocessor with modes of operation in a 0.18-um cmos technology","author":"alireza","year":"0","journal-title":"2005 GLSVLSI ‘05"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974678"},{"key":"ref16","first-page":"16","article-title":"Correlation power analysis with a leakage model","author":"brier","year":"0","journal-title":"CHES 2004"},{"key":"ref17","article-title":"Nicv: Normalized inter-class variance for detection of side-channel leakage","author":"bhasin","year":"2013","journal-title":"Cryptology EPrint Archive Report 2013\/496"},{"key":"ref18","first-page":"324","author":"moradi","year":"0","journal-title":"Detecting Hidden Leakages"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-42033-7_25"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2013.2279918"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176671"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456932"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.61"},{"key":"ref6","first-page":"231","article-title":"On boolean and arithmetic masking against differential power analysis","author":"jean-s\u00e9bastien","year":"0","journal-title":"2000 CHES ‘00"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ACSAC.2009.14"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2015.7324539"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-45608-8_19"},{"key":"ref7","article-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security)","author":"mangard","year":"2007","journal-title":"Secaucus NJ USA Springer-Verlag New York Inc"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-8348-9324-6_22"},{"key":"ref1","first-page":"403","article-title":"A dynamic and differential cmos logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"0","journal-title":"ESSCIRC 2002"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-015-0105-2"},{"key":"ref22","first-page":"81","article-title":"Evaluation of the masked logic style mdpl on a prototype chip","author":"popp","year":"0","journal-title":"CHES 2007"},{"key":"ref21","first-page":"109","author":"renauld","year":"0","journal-title":"A Formal Study of Power Variability Issues and Side-Channel Attacks for Nanoscale Devices"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE.2012.6379944"},{"key":"ref23","article-title":"A mathematical theory of communication","author":"shannon","year":"0","journal-title":"SIGMOBILE Mob Comput Commun Rev"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289831"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.61"}],"event":{"name":"2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID)","start":{"date-parts":[[2017,1,7]]},"location":"Hyderabad, India","end":{"date-parts":[[2017,1,11]]}},"container-title":["2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7880094\/7884715\/07884774.pdf?arnumber=7884774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T21:40:15Z","timestamp":1506980415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7884774\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/vlsid.2017.25","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}