{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:07:20Z","timestamp":1729674440206,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/vlsid.2016.49","type":"proceedings-article","created":{"date-parts":[[2016,3,17]],"date-time":"2016-03-17T16:29:07Z","timestamp":1458232147000},"page":"179-184","source":"Crossref","is-referenced-by-count":0,"title":["-1.1V to +1.1V 3:1 Power Switch Architecture for Controlling Body Bias of SRAM Array in 28nm UTBB CMOS FDSOI"],"prefix":"10.1109","author":[{"given":"Amit","family":"Chhabra","sequence":"first","affiliation":[]},{"given":"Vikas","family":"Rana","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2012.2192143"},{"key":"ref11","first-page":"147","article-title":"Thermal-aware body bias modulation for high performance mobile core","author":"oh","year":"2012","journal-title":"International SoC Design Conference (ISOCC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2007.4488675"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356700"},{"key":"ref14","article-title":"Precede de minimisation de la tension de fonctionnement d'un point memoire de type SRAM","volume":"457","author":"lecocq","year":"0","journal-title":"French Patent Office application number 1"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2010.5510265"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2010.5510263"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2013.6716542"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493989"},{"key":"ref19","first-page":"1","article-title":"New modular bidirectional power-switch and self ESD protected in 28nm UTBB FDSOI advanced CMOS technology","author":"galy","year":"2014","journal-title":"IEEE International Conference on IC Design & Technology (ICICDT)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref3","first-page":"396","article-title":"Operating-margin-improved SRAM with column-at-a-time body-bias control technique","author":"yamaoka","year":"2007","journal-title":"Proc Euro Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref6","first-page":"210t","article-title":"FDSOI process\/design full solutions for ultra low leakage, high speed and low voltage SRAMs","author":"ranica","year":"2013","journal-title":"Symposium on VLSI Circuits (VLSIC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2012.6404393"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2295977"},{"key":"ref7","first-page":"44c","article-title":"2.6GHz ultra-wide voltage range energy efficient dual A9 in 28nm UTBB FD-SOI","author":"jacquet","year":"2013","journal-title":"Symposium on VLSI Technology (VLSIT)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450536"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2008.B-7-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487798"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751923"},{"article-title":"Negative voltage level shifter circuit","year":"0","author":"rana","key":"ref21"}],"event":{"name":"2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)","start":{"date-parts":[[2016,1,4]]},"location":"Kolkata, India","end":{"date-parts":[[2016,1,8]]}},"container-title":["2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7434308\/7434885\/7434948.pdf?arnumber=7434948","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T11:12:49Z","timestamp":1475147569000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7434948\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vlsid.2016.49","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}