{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:52:08Z","timestamp":1729619528033,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/vlsid.2013.215","type":"proceedings-article","created":{"date-parts":[[2013,3,20]],"date-time":"2013-03-20T18:43:28Z","timestamp":1363805008000},"page":"362-367","source":"Crossref","is-referenced-by-count":7,"title":["K-Algorithm: An Improved Booth's Recoding for Optimal Fault-Tolerant Reversible Multiplier"],"prefix":"10.1109","author":[{"given":"Kartikeya","family":"Bhardwaj","sequence":"first","affiliation":[]},{"given":"Bharat M.","family":"Deshpande","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","first-page":"106","article-title":"A reversible version of 4 \ufffd 4 bit array multiplier with minimum gates and garbage outputs","author":"thapliyal","year":"2005","journal-title":"The 2005 International Conference on Embedded Systems and Applications (ESA'05)"},{"key":"15","first-page":"806","article-title":"Novel reversible multiplier circuit in nanotechnology","volume":"3","author":"shams","year":"2008","journal-title":"World Applied Science Journal"},{"key":"16","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/AICCSA.2006.205074","article-title":"novel reversible multiplier architecture using reversible tsg gate","author":"thapliyal","year":"2006","journal-title":"IEEE International Conference on Computer Systems and Applications 2006"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126609005083"},{"key":"14","first-page":"974","article-title":"Design of a novel reversible multiplier circuit using HNG gate in nanotechnology","volume":"3","author":"haghparast","year":"2008","journal-title":"World Applied Science Journal"},{"journal-title":"Computer Arithmetic Algorithms and Hardware Designs","year":"2000","author":"parhami","key":"11"},{"key":"12","first-page":"1355","article-title":"Design of a nanometric fault tolerant reversible multiplier circuit","volume":"2","author":"babazadeh","year":"2012","journal-title":"Journal of Basic and Applied Scientific Research"},{"key":"3","first-page":"33","article-title":"Synthesis of fault tolerant reversible logic circuits","author":"islam","year":"2010","journal-title":"CoRR"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.93"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"6","first-page":"632","article-title":"Reversible computing","volume":"85","author":"toffoli","year":"1980","journal-title":"MIT Lab for Computer Science"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115377"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016879"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.355056"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1364\/ON.11.2.000011"}],"event":{"name":"2013 26th International Conference on VLSI Design: concurrently with the 12th International Conference on Embedded Systems","start":{"date-parts":[[2013,1,5]]},"location":"Pune, India","end":{"date-parts":[[2013,1,10]]}},"container-title":["2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6472449\/6472603\/06472667.pdf?arnumber=6472667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T09:43:56Z","timestamp":1498038236000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6472667\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsid.2013.215","relation":{},"subject":[],"published":{"date-parts":[[2013,1]]}}}