{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:23:37Z","timestamp":1729635817108,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/vlsid.2013.205","type":"proceedings-article","created":{"date-parts":[[2013,3,20]],"date-time":"2013-03-20T14:43:28Z","timestamp":1363790608000},"page":"302-307","source":"Crossref","is-referenced-by-count":5,"title":["Dynamic Trace Signal Selection for Post-Silicon Validation"],"prefix":"10.1109","author":[{"given":"Kihyuk","family":"Han","sequence":"first","affiliation":[]},{"given":"Joon-Sung","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2006.1717110"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2189395"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.14"},{"key":"3","first-page":"892","article-title":"Silicon debug: Scan chains alone are not enough","author":"rootselaar","year":"1999","journal-title":"Proc of IEEE International Test Conference"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003792"},{"key":"10","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Trans on Computer-Aided Design of Integ Circuits and Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1049\/cce:20000608"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.57"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358915"},{"key":"4","first-page":"1","article-title":"Distributed embedded logic aanalysis for post-silicon validation of SOCs","author":"ko","year":"2008","journal-title":"Proc of IEEE International Test Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484858"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364595"}],"event":{"name":"2013 26th International Conference on VLSI Design: concurrently with the 12th International Conference on Embedded Systems","start":{"date-parts":[[2013,1,5]]},"location":"Pune, India","end":{"date-parts":[[2013,1,10]]}},"container-title":["2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6472449\/6472603\/06472657.pdf?arnumber=6472657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T05:43:57Z","timestamp":1498023837000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6472657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsid.2013.205","relation":{},"subject":[],"published":{"date-parts":[[2013,1]]}}}