{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:53:48Z","timestamp":1725785628811},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/vlsid.2013.169","type":"proceedings-article","created":{"date-parts":[[2013,3,20]],"date-time":"2013-03-20T14:43:28Z","timestamp":1363790608000},"page":"92-97","source":"Crossref","is-referenced-by-count":6,"title":["Accelerating 3D-FFT Using Hard Embedded Blocks in FPGAs"],"prefix":"10.1109","author":[{"given":"B. Sharat Chandra","family":"Varma","sequence":"first","affiliation":[]},{"given":"Kolin","family":"Paul","sequence":"additional","affiliation":[]},{"given":"M.","family":"Balakrishnan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Spice2 A Spatial Parallel Architecture for Accelerating the Spice Circuit Simulator","year":"2010","author":"kapre","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493905"},{"journal-title":"The International Technology Roadmap for Semiconductors (ITRS)","year":"2010","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.71"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380647"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762366"},{"key":"3","article-title":"A computational system for modeling flexible protein-protein and protein-DNA docking","author":"sternberg","year":"1998","journal-title":"Proc 1st Int Conf Intelligent Systems Molecular Biology"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1002\/prot.21117"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117204"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5213210"},{"journal-title":"Parallel 3D-FFT","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840301"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/473128"},{"key":"9","article-title":"Novel optimizations for hardware floating-point units in a modern FPGA architecture","author":"roesler","year":"2002","journal-title":"12th International Conference on FPL"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216924"}],"event":{"name":"2013 26th International Conference on VLSI Design: concurrently with the 12th International Conference on Embedded Systems","start":{"date-parts":[[2013,1,5]]},"location":"Pune, India","end":{"date-parts":[[2013,1,10]]}},"container-title":["2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6472449\/6472603\/06472620.pdf?arnumber=6472620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T17:50:51Z","timestamp":1490205051000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6472620\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsid.2013.169","relation":{},"subject":[],"published":{"date-parts":[[2013,1]]}}}