{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:47:07Z","timestamp":1725500827857},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/vlsid.2013.154","type":"proceedings-article","created":{"date-parts":[[2013,3,20]],"date-time":"2013-03-20T14:43:28Z","timestamp":1363790608000},"page":"7-12","source":"Crossref","is-referenced-by-count":0,"title":["A Study on Instruction-set Selection Using Multi-application Based Application Specific Instruction-set Processors"],"prefix":"10.1109","author":[{"given":"Roshan G.","family":"Ragel","sequence":"first","affiliation":[]},{"given":"Swarnalatha","family":"Radhakrishnan","sequence":"additional","affiliation":[]},{"given":"Jude Angelo","family":"Ambrose","sequence":"additional","affiliation":[]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"108","article-title":"Automatic instruction set extension and utilization for embedded processors","author":"peymandoust","year":"2003","journal-title":"ASAP"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/11802167_50"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICESS.2008.40"},{"key":"15","article-title":"An end-to-end design flow for automated instruction set extension and complex instruction selection based on GCC","author":"almer","year":"2009","journal-title":"Growl"},{"key":"16","first-page":"391","article-title":"Generating instruction sets and microarchitectures from applications","author":"huang","year":"1994","journal-title":"ICCAD"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253705"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176293"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISHLS.1994.302348"},{"key":"12","first-page":"17","article-title":"An ASIP design methodology for embedded systems","author":"ku?c?u?kc?akar","year":"1999","journal-title":"CODES"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"journal-title":"The LEON2 IEEE-1754 (SPARC V8) Processor","year":"2003","author":"gaisler","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1526013"},{"key":"23","first-page":"3","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proceedings of the Workload Characterization 2001 WWC-4 2001 IEEE International Workshop Ser WWC '01"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2000.842295"},{"key":"25","first-page":"330","article-title":"Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems","author":"lee","year":"1997","journal-title":"Proceedings of the 30th Annual ACM\/IEEE International Symposium on Microarchitecture Ser MICRO 30"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/301177.301187"},{"key":"2","article-title":"Synthesis of application specific instruction sets","author":"huang","year":"1995","journal-title":"IEEE Trans in CAD"},{"year":"0","key":"10"},{"journal-title":"Design of Energy-Efficient Application- Specific Instruction Set Processors","year":"2010","author":"glkler","key":"1"},{"key":"7","first-page":"73","article-title":"Instruction-set matching and GA-based selection for embedded-processor code generation","author":"shu","year":"1996","journal-title":"vlsid"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326902"},{"key":"5","first-page":"126","article-title":"A new HW\/SW partitioning algorithm for synthesizing the highest performance pipelined ASIPs with multiple identical FUs","author":"imai","year":"1996","journal-title":"EURO-DAC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580109"},{"journal-title":"Xtensa Processor","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902643"}],"event":{"name":"2013 26th International Conference on VLSI Design: concurrently with the 12th International Conference on Embedded Systems","start":{"date-parts":[[2013,1,5]]},"location":"Pune, India","end":{"date-parts":[[2013,1,10]]}},"container-title":["2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6472449\/6472603\/06472605.pdf?arnumber=6472605","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T19:12:57Z","timestamp":1490209977000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6472605\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/vlsid.2013.154","relation":{},"subject":[],"published":{"date-parts":[[2013,1]]}}}