{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:09:52Z","timestamp":1725433792152},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/vlsid.2012.86","type":"proceedings-article","created":{"date-parts":[[2014,11,20]],"date-time":"2014-11-20T19:29:19Z","timestamp":1416511759000},"page":"292-297","source":"Crossref","is-referenced-by-count":0,"title":["A Reconfigurable On-die Traffic Generator in 45nm CMOS for a 48 iA-32 Core Network-on-Chip"],"prefix":"10.1109","author":[{"given":"Praveen","family":"Salihundam","sequence":"first","affiliation":[]},{"given":"Mohammed Asadullah","family":"Khan","sequence":"additional","affiliation":[]},{"given":"Shailendra","family":"Jain","sequence":"additional","affiliation":[]},{"given":"Yatin","family":"Hoskote","sequence":"additional","affiliation":[]},{"given":"Satish","family":"Yada","sequence":"additional","affiliation":[]},{"given":"Shasi","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Vasantha","family":"Erraguntla","sequence":"additional","affiliation":[]},{"given":"Sriram","family":"Vangal","sequence":"additional","affiliation":[]},{"given":"Nitin","family":"Borkar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/IEDM.2007.4418914"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1145\/378239.379048"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/HPCA.2001.903268"},{"key":"3","doi-asserted-by":"crossref","first-page":"780","DOI":"10.1109\/DATE.2005.22","article-title":"A Network traffic generator model for fast network-on-chip simulation","author":"mahadevan","year":"2005","journal-title":"Proc of the Conference on Design Automation and Test in Europe"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/MDT.2005.108"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/2.976921"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/JSSC.2011.2108121"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/DSD.2010.16"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/TCAD.2006.881331"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/VTEST.2003.1197643"},{"key":"4","first-page":"184","article-title":"Traffic Generation and Performance Evaluation for Mesh-based NoCs","author":"tedesco","year":"2005","journal-title":"Integrated Circuits and Systems Design"},{"year":"2004","author":"dally","journal-title":"Principles and Practices of Interconnection Networks","key":"9"},{"key":"8","article-title":"A 48-Core IA-32 Processor in 45nm CMOS using On-die Message-Passing and DVFS for Performance and Power Scaling","author":"howard","year":"2010","journal-title":"ISSCC"}],"event":{"name":"2012 25th International Conference on VLSI Design","start":{"date-parts":[[2012,1,7]]},"location":"Hyderabad, India","end":{"date-parts":[[2012,1,11]]}},"container-title":["2012 25th International Conference on VLSI Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6167333\/6167703\/06167767.pdf?arnumber=6167767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T16:29:17Z","timestamp":1566059357000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6167767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsid.2012.86","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}