{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:39:52Z","timestamp":1725388792492},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,1]]},"DOI":"10.1109\/vlsid.2007.170","type":"proceedings-article","created":{"date-parts":[[2007,2,28]],"date-time":"2007-02-28T22:25:13Z","timestamp":1172701513000},"page":"9-9","source":"Crossref","is-referenced-by-count":0,"title":["Tutorial T6: Robust Design of Nanoscale Circuits in the Presence of Process Variations"],"prefix":"10.1109","author":[{"given":"Sarma","family":"Vrudhula","sequence":"first","affiliation":[]},{"given":"Sarvesh","family":"Bhardwaj","sequence":"additional","affiliation":[]}],"member":"263","event":{"name":"2007 20th International Conference on VLSI Design","start":{"date-parts":[[2007,1,6]]},"location":"Bangalore","end":{"date-parts":[[2007,1,10]]}},"container-title":["20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4091978\/4091979\/04092002.pdf?arnumber=4092002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,4]],"date-time":"2018-12-04T00:20:18Z","timestamp":1543882818000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4092002\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,1]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/vlsid.2007.170","relation":{},"subject":[],"published":{"date-parts":[[2007,1]]}}}