{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:45:36Z","timestamp":1725475536509},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/vlsic.2015.7231256","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T17:50:20Z","timestamp":1441302620000},"page":"C186-C187","source":"Crossref","is-referenced-by-count":4,"title":["A computer designed half Gb 16-channel 819Gb\/s high-bandwidth and 10ns low-latency DRAM for 3D stacked memory devices using TSVs"],"prefix":"10.1109","author":[{"given":"Pei-Wen","family":"Luo","sequence":"first","affiliation":[]},{"given":"Chi-Kang","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yu-Hui","family":"Sung","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Hsiu-Chuan","family":"Shih","sequence":"additional","affiliation":[]},{"given":"Chia-Hsin","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Kuo-Hua","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Ming-Wei","family":"Li","sequence":"additional","affiliation":[]},{"given":"Mei-Chiang","family":"Lung","sequence":"additional","affiliation":[]},{"given":"Chun-Nan","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Yung-Fa","family":"Chou","sequence":"additional","affiliation":[]},{"given":"Po-Lin","family":"Shih","sequence":"additional","affiliation":[]},{"given":"Chung-Hu","family":"Ke","sequence":"additional","affiliation":[]},{"given":"Chun","family":"Shiah","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Stolt","sequence":"additional","affiliation":[]},{"given":"Shigeki","family":"Tomishima","sequence":"additional","affiliation":[]},{"given":"Ding-Ming","family":"Kwai","sequence":"additional","affiliation":[]},{"given":"Bor-Doou","family":"Rong","sequence":"additional","affiliation":[]},{"given":"Nicky","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Shih-Lien","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757501"},{"key":"ref6","first-page":"1302","article-title":"A 29ns 64Mb DRAM with Hierarchical Array Architecture","author":"nakamura","year":"1996","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323203"},{"key":"ref2","first-page":"496","article-title":"A 1.2V 12.8GB\/s 2Gb Mobile Wide-I\/O DRAM with 4×128 I\/Os Using TSV-Based Stacking","author":"kim","year":"2011","journal-title":"ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757412"}],"event":{"name":"2015 Symposium on VLSI Circuits","start":{"date-parts":[[2015,6,17]]},"location":"Kyoto, Japan","end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 Symposium on VLSI Circuits (VLSI Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7196579\/7231231\/07231256.pdf?arnumber=7231256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T00:47:27Z","timestamp":1490402847000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7231256\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2015.7231256","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}